



# CMS32H6157 Datasheet

**Ultra-low power 32-bit measurement SOCs based on ARM® Cortex®-M0+**

**V0.1.3**

Please note the following CMS IP policy

\* China Micro Semicon Co., Ltd. (hereinafter referred to as the Company) has applied for patents and holds absolute legal rights and interests. The patent rights associated with the Company's MCUs or other products have not been authorized for use, and any company, organization, or individual who infringes the Company's patent rights through improper means will be subject to all possible legal actions taken by the Company to curb the infringement and to recover any damages suffered by the Company as a result of the infringement or any illegal benefits obtained by the infringer.

\* The name and logo of Cmsemicon are registered trademarks of the Company.

\* The Company reserves the right to further explain the reliability, functionality and design improvements of the products in the data sheet. However, the Company is not responsible for the use of the Specification Contents. The applications mentioned herein are for illustrative purposes only and the Company does not warrant and does not represent that these applications can be applied without further modification, nor does it recommend that its products be used in places that may cause harm to persons due to malfunction or other reasons. The Company's products are not authorized for use as critical components in lifesaving, life-sustaining devices or systems. The Company reserves the right to modify the products without prior notice. For the latest information, please visit the official website at [www.mcu.com.cn](http://www.mcu.com.cn).

# 1. Features

- **Ultra-low power operation environment:**
  - Supply voltage range: 1.8V to 4.4V
  - Temperature range: -40°C to 85°C
  - Low power consumption modes: sleep mode and deep sleep mode
  - Operating power consumption: 35uA/MHz@32MHz
  - Power consumption in deep sleep mode: 0.7uA
  - Operation in deep sleep mode +32.768K+RTC: 0.9uA
- **Core:**
  - ARM® 32-bit Cortex®-M0+ CPU
  - Operating frequency: 32KHz to 32MHz
- **Memory:**
  - 128KB Flash memory with shared program and data storage
  - 2.5KB dedicated data Flash memory
  - 8KB SRAM memory with parity check
- **Power and reset management:**
  - Built-in power-on reset (POR) circuit
  - Built-in voltage detection (LVD) circuit (settable threshold voltage)
- **Clock management:**
  - Built-in a high-speed oscillator with accuracy of  $\pm 1\%$ , supporting 1MHz to 32MHz system clocks and peripheral module operation clocks
  - Built-in a 32.768KHz low-speed oscillator
  - Support 1MHz to 20MHz external crystal oscillators
  - Support 32.768KHz external crystal oscillators
- **Multiplier module:**
  - Support 32-cycle 32-bit multiplication operations
- **Enhanced DMA controller:**
  - Interrupt trigger start.
  - Selectable transfer modes (normal transfer mode, repeat transfer mode, block transfer mode and chain transfer mode)
  - Transfer source/destination realm are selectable from the full address space range
- **Linkage controller:**
  - It can link event signals to realize the linkage of
- **Rich analog peripherals:**
  - 12-bit ADC converter with a conversion rate of 0.71 Msps. It has 26 external analog channels and selectable internal OPA outputs as conversion channels. It includes a temperature sensor and supports single-channel conversion mode and multi-channel scan conversion mode. Conversion range: 0 to positive reference voltage.
  - Comparator (CMP) with two built-in channels. Input sources are selectable, and reference voltage options include external pin inputs (2), internal reference voltage (1.45V), or outputs from an 8-bit DAC.
  - Operational amplifier (OPA) with a one-channel OPA.
  - 8-bit resolution D/A converter for controlling analog outputs.
- **24-bit Sigma-Delta ADC:**
  - 24 bits no missing codes
  - PGA options: 1, 2, 4, 8, 16, 32, 64, 128, 256
  - When PGA=128, ODR=10Hz, SET\_LDO=00, the effective resolution is 20.6 bits.
  - When PGA=128, ODR=10Hz, SET\_LDO=00, the equivalent input noise is 30nVrms
  - Output data rate (ODR) options: 2.5Hz to 2.56KHz
  - Built-in LDO
  - Built-in oscillator
  - Integrated temperature sensor
  - With sleep mode
  - 2-wire SPI interface, maximum rate of 1.1MHz
- **Input/output ports:**
  - I/O ports: 54x
  - N-channel open drain, internal pull-up and pull-down switching
  - Built-in key interrupt checkout function
  - Built-in control circuit for clock output/buzzer outputs
- **Serial two-wire debugger (SWD)**
- **Rich timers:**
  - 16-bit timer: 8 channels
  - 15-bit interval timer: 1x
  - Real Time Clock (RTC): 1x (with perpetual calendar, alarm function, and support a wide range

- peripheral functions
  - 16 input events and 6 trigger events
- **LCD controller/driver:**
  - LCD supports 4COM\*36SEG/6COM\*34SEG/8COM\*32SEG
- **Safety function:**
  - Comply with IEC/UL 60730 standards
  - Report abnormal storage access errors
  - Support RAM parity check
  - Support hardware CRC
  - Support SFR guard and avoid misoperation
  - 128-bit unique ID
  - Flash Level 2 protection in the debug mode (Level1: only perform flash full-scale erase, cannot be read or written. Level2: Emulator connection is invalid, cannot operate on flash.)
- of clock correction)
  - Watchdog timer (WWDT): 1x
  - SysTick timer
  - Timer A
- **Rich and flexible interfaces:**
  - 3-channel serial communication unit: each channel can be freely configured as a 1-channel standard UART, 2-channel SPI or 2-channel simplified I<sup>2</sup>C
  - UART0 supports LIN-bus receive function
  - Standard SPI: 1 channel (support 8bit and 16bit)
  - Standard I<sup>2</sup>C: 1 channel
  - IrDA: 1 channel
- **Package:**
  - LQFP64

## 2. Overview

### 2.1 Brief introduction


The ultra-low-power CMS32H6157 features a high-performance ARM® Cortex®-M0+ 32-bit RISC core, capable of operating at up to 32MHz. This product has the following features:

- High-speed embedded flash memory (up to 8KB SRAM, up to 128KB program/data flash).
- Integrated interfaces including I<sup>2</sup>C, SPI, and UART.
- Integrated 12-bit A/D converter, temperature sensor, comparator, and operational amplifier. The 12-bit A/D converter can acquire external sensor signals, reducing system design costs. The integrated temperature sensor enables real-time monitoring of external environmental temperatures.
- Built-in comparator supporting high-speed and low-speed modes. The high-speed mode supports control feedback for high-speed motors, while the low-speed mode is suitable for battery monitoring.
- Integrated an 8-channel 16-bit timer module, which can control one DC motor or two stepper motors.
- Outstanding low-power performance, with support for sleep and deep sleep modes. Power consumption is 35μA/MHz at 32MHz, and only 0.7μA in deep sleep mode, making it suitable for battery-powered low-power devices.
- Integrated an event-driven controller, allowing direct hardware module connections without CPU intervention, providing faster response compared to interrupts and reducing CPU activity, thereby extending battery life.
- With a high-precision 24-bit no missing codes Sigma-Delta ADC, with selectable output data rate (ODR) ranging from 2.5Hz to 2.56kHz. PGA gain can be set to 1, 2, 4, 8, 16, 32, 64, 128, and 256. At PGA=128, ODR=10Hz, and SET\_LDO=00, the effective resolution is 20.6 bits.

## 2.2 Top view


### 2.2.1 CMS32H6157 (LQFP64)

- 64-pin plastic package LQFP (7x7mm, 0.4mm pitch)




Note: The functions not labeled in the figure are configurable via pins, see Section 5.1 Port Function for details.

### 3. Product Structure Diagram



## 4. Memory Map



## 5. Pin Functions

### 5.1 Port function

(1/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PH00	RESETB	RSTM=0 (default function)
	GPIO	RSTM=1
PA00	TXD2/SDO20	3'h01
	TI00	3'h02
	TO00	3'h03
	VC0OUT	3'h06
	GPIO	3'h00
PA01	RXD2/SDI20/SDA20	3'h01
	TI01/TO01	3'h03
	SPI0_MOSI	3'h05
	PCLBUZ0	3'h07
	GPIO	3'h00
PA02	TXD1/SDO10	3'h01
	TI02/TO02	3'h03
	SPI0_MISO	3'h05
	VC1OUT	3'h06
	PCLBUZ1	3'h07
	GPIO	3'h00
PA03	RXD1/SDI10/SDA10	3'h01
	TI03/TO03	3'h03
	TI00_GATE	3'h04
	SPI0_NSS	3'h05
	GPIO	3'h00
PA04	TXD1/SDO10	3'h01
	TI04/TO04	3'h03
	SPI0_NSS	3'h05
	GPIO	3'h00



(2/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PA05	SS10	3'h01
	TI05/TO05	3'h03
	TI06_GATE	3'h04
	SPI0_SCK	3'h05
	PCLBUZ0	3'h07
	GPIO	3'h00
PA06	SS20	3'h01
	TI06/TO06	3'h03
	TI07_GATE	3'h04
	SPI0_MISO	3'h05
	VC0OUT	3'h06
	GPIO	3'h00
PA07	SCLK10/SCL10	3'h01
	TI07/TO07	3'h03
	SPI0_MOSI	3'h05
	VC1OUT	3'h06
	PCLBUZ1	3'h07
	GPIO	3'h00
PA08	TXD0/SDO00	3'h01
	TI00	3'h02
	TO00	3'h03
	TI01_GATE	3'h04
	GPIO	3'h00
PA09	TXD0/SDO00	3'h01
	SCLA0	3'h02
	TI01/TO01	3'h03
	TI02_GATE	3'h04
	PCLBUZ0	3'h07
	GPIO	3'h00
PA10	RXD0/SDI00/SDA00	3'h01
	SDAA0	3'h02
	TI02/TO02	3'h03
	TI03_GATE	3'h04
	PCLBUZ1	3'h07
	GPIO	3'h00

(3/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PA11	SS00	3'h01
	SCLA0	3'h02
	TI03/TO03	3'h03
	TI04_GATE	3'h04
	SPI0_MISO	3'h05
	VC0OUT	3'h06
	GPIO	3'h00
PA12	SS11	3'h01
	SDAA0	3'h02
	TI04/TO04	3'h03
	TI05_GATE	3'h04
	SPI0_MOSI	3'h05
	VC1OUT	3'h06
	GPIO	3'h00
PA13	RXD0/SDI00/SDA00	3'h01
	TI05/TO05	3'h03
	RTC1HZ	3'h04
	KR4	3'h06
	PCLBUZ0	3'h07
	GPIO	3'h00
PA14	TXD0/SDO00	3'h01
	TI06/TO06	3'h03
	KR1	3'h06
	PCLBUZ1	3'h07
	GPIO	3'h00
PA15	RXD0/SDI00/SDA00	3'h01
	TI07/TO07	3'h03
	SPI0_NSS	3'h05
	KR0	3'h06
	GPIO	3'h00

(4/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PB00	TXD1/SDO10	3'h01
	TI00	3'h02
	TO00	3'h03
	PCLBUZ0	3'h07
	GPIO	3'h00
PB01	SCLK20/SCL20	3'h01
	TI01/TO01	3'h03
	PCLBUZ1	3'h07
	GPIO	3'h00
PB02	TXD2/SDO20	3'h01
	TI02/TO02	3'h03
	TA_TI/TA_TO	3'h06
	GPIO	3'h00
PB03	SCLK11/SCL11	3'h01
	TI03/TO03	3'h03
	TI04_GATE	3'h04
	SPI0_SCK	3'h05
	PCLBUZ0	3'h07
	GPIO	3'h00
PB04	SDI11/SDA11	3'h01
	TI04/TO04	3'h03
	TI05_GATE	3'h04
	SPI0_MISO	3'h05
	TA_TI/TA_TO	3'h06
	GPIO	3'h00
PB05	SDO11	3'h01
	TI05/TO05	3'h03
	TI06_GATE	3'h04
	SPI0_MOSI	3'h05
	GPIO	3'h00
PB06	TXD0/SDO00	3'h01
	SCLA0	3'h02
	TI06/TO06	3'h03
	TA_TI/TA_TO	3'h06
	GPIO	3'h00

(5/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PB07	RXD0/SDI00/SDA00	3'h01
	SDAA0	3'h02
	TI07/TO07	3'h03
	TA_TON	3'h06
	GPIO	3'h00
PB08	SCLK00/SCL00	3'h01
	GPIO	3'h00
PB10	TXD1/SDO10	3'h01
	SCLA0	3'h02
	TI02/TO02	3'h03
	SPI0_SCK	3'h05
	GPIO	3'h00
PB11	RXD1/SDI10/SDA10	3'h01
	SDAA0	3'h02
	TI03/TO03	3'h03
	TI00_GATE	3'h04
	GPIO	3'h00
PB12	TXD1/SDO10	3'h01
	TI04/TO04	3'h03
	SPI0_NSS	3'h05
	VC0OUT	3'h06
	GPIO	3'h00
PB13	SCLK10/SCL10	3'h01
	SCLA0	3'h02
	TI05/TO05	3'h03
	TI01_GATE	3'h04
	SPI0_SCK	3'h05
	GPIO	3'h00
PB14	SS01	3'h01
	SDAA0	3'h02
	TI06/TO06	3'h03
	RTC1HZ	3'h04
	SPI0_MISO	3'h05
	GPIO	3'h00

(6/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PB15	RXD2/SDI20/SDA20	3'h01
	TI07/TO07	3'h03
	TI02_GATE	3'h04
	SPI0_MOSI	3'h05
	GPIO	3'h00
PC00	SS21	3'h01
	TI00	3'h02
	TO00	3'h03
	TI03_GATE	3'h04
	GPIO	3'h00
PC01	SCLK21/SCL21	3'h01
	TI01/TO01	3'h03
	TA_TI/TA_TO	3'h06
	GPIO	3'h00
PC02	SDI21/SDA21	3'h01
	TI02/TO02	3'h03
	SPI0_MISO	3'h05
	TA_TON	3'h06
	GPIO	3'h00
PC03	SDO21	3'h01
	TI03/TO03	3'h03
	SPI0_MOSI	3'h05
	TA_TI/TA_TO	3'h06
	GPIO	3'h00
PC04	TXD1/SDO10	3'h01
	TI04/TO04	3'h03
	PCLBUZ1	3'h07
	GPIO	3'h00
PC05	RXD1/SDI10/SDA10	3'h01
	TI05/TO05	3'h03
	GPIO	3'h00
PC06	SCLK01/SCL01	3'h01
	TI06/TO06	3'h03
	GPIO	3'h00

(7/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PC07	SDI01/SDA01	3'h01
	TI07/TO07	3'h03
	KR7	3'h06
	GPIO	3'h00
PC08	SDO01	3'h01
	TI00	3'h02
	TO00	3'h03
	KR6	3'h06
	GPIO	3'h00
PC09	SCLK00/SCL00	3'h01
	TI01/TO01	3'h03
	KR5	3'h06
	GPIO	3'h00
PC10	TXD2/SDO20	3'h01
	TI02/TO02	3'h03
	GPIO	3'h00
PC11	RXD2/SDI20/SDA20	3'h01
	TI03/TO03	3'h03
	GPIO	3'h00
PC12	TXD2/SDO20	3'h01
	TI04/TO04	3'h03
	GPIO	3'h00
PD02	SCLK20/SCL20	3'h01
	TI02/TO02	3'h03
	GPIO	3'h00
PD04	SCLK10/SCL10	3'h01
	GPIO	3'h00
PD05	SCLK20/SCL20	3'h01
	GPIO	3'h00
PD06	SCLA0	3'h02
	KR3	3'h06
	GPIO	3'h00
PD07	SCLK00/SCL00	3'h01
	SDAA0	3'h02
	KR2	3'h06
	GPIO	3'h00

(8/8)

Port name	Alternate function	Digital output function setting register pxxcfg[2:0]
PH01	TXD1/SDO10	3'h01
	SDAA0	3'h02
	GPIO	3'h00
PH02	RXD1/SDI10/SDA10	3'h01
	SCLA0	3'h02
	TI01/TO01	3'h03
	GPIO	3'h00
PH03	GPIO	3'h00
PH04	GPIO	3'h00
AINP	Sigma-Delta ADC channel positive input	-
AINN	Sigma-Delta ADC channel negative input	-
AVDD	Sigma-Delta ADC analog power positive	-
LDOOUT	Sigma-Delta ADC power supply programmable output	-
VERFP	Sigma-Delta ADC reference input	-
AGND	Sigma-Delta ADC analog power negative	-
VDD	Power supply	-
VSS	Ground	-

## 5.2 Port alternate function

(1/2)

Function name	I/O	Function description
ANI0 ~ ANI25	I	A/D converter analog input
INTP0 ~ INTP5	I	External interrupt request input Designation of active edges: rising edge, falling edge, double edges
VCnIN0, VCnIN1, VCnIN2	I	Comparator input
VCOU0, VCOU1	O	Comparator output
OPA0-DA, OPA0-FB	I/O	OPA input
OPA0	O	OPA output
KR0 ~ KR7	I	Key interrupt input
CLKBUZ0, CLKBUZ1	O	Clock outputs/buzzer output
RTC1HZ	O	Correction clock (1Hz) output for real-time clock
RESETB	I	Active-low system reset input; if the external reset is not used, it must be connected directly or through a resistor to $V_{DD}$ .
IrRxD	I	IrDA serial data input
IrTxD	O	IrDA serial data output
RxD0 ~ RxD2	I	Serial data inputs of serial interfaces UART0, UART1, UART2
TxD0 ~ TxD2	O	Serial data outputs of serial interfaces UART0, UART1, UART2
SCL00, SCL01, SCL10 SCL11, SCL20, SCL21	O	Serial clock outputs of serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20, IIC21
SDA00, SDA01, SDA10 SDA11, SDA20, SDA21	I/O	Serial data inputs/outputs of serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20, IIC21
SCLK00, SCLK01 SCLK10, SCLK11 SCLK20, SCLK21	I/O	Serial clock inputs/outputs of serial interfaces SSPI00, SSPI01, SSPI10, SSPI11, SSPI20, SSPI21
SDI00, SDI01, SDI10 SDI11, SDI20, SDI21	I	Serial data inputs of serial interfaces SSPI00, SSPI01, SSPI10, SSPI11, SSPI20, SSPI21
SS00, SS01, SS10, SS11 SS20, SS21	I	Chip select inputs of serial interfaces SSPI00, SSPI01, SSPI10, SSPI11, SSPI20, SSPI21
SDO00, SDO01 SDO10, SDO11, SDO20 SDO21	O	Serial data outputs of SSPI00, SSPI01, SSPI10, SSPI11, SSPI20, SSPI21
SPINSS	I	Chip select input of serial interface SPI
SPISCK	I/O	Serial clock input/output of serial interface SPI
SPIMISO	I/O	Serial data input/output of serial interface SPI
SPIMOSI	I/O	Serial data input/output of serial interface SPI



(2/2)

Function name	I/O	Function description
SCLA0	I/O	Serial clock input/output of serial interface IICA0
SDAA0	I/O	Serial data input/output of serial interface IICA0
TI00~TI07	I	16-bit Timer8 external counting clock/capture trigger input
TO00~TO07	O	16-bit Timer8 output
TI00_GATE~TI07_GATE	I	16-bit Timer8 gate input
TA_TO	O	Timer A output
TA_TI	I	Timer A input
TA_TON	O	Timer A reverse output
X1, X2	-	Resonators for main system clock connection
EXCLK	I	External clock input for main system clock
XT1, XT2	-	Resonators for slave system clock connection
EXCLKS	I	External clock input for subsystem clock
VDD	-	Power supply
AVREFP	I	A/D converter positive (+) reference voltage input
AVREFM	I	A/D converter negative (-) reference voltage input
VSS	-	Ground
SWDIO	I/O	SWD data interface
SWCLK	I	SWD clock interface

Remark: As a measure against noise and lock-up, a bypass capacitor (approximately 0.1 $\mu$ F) must be connected between V<sub>DD</sub> and V<sub>SS</sub> with the shortest possible distance and using thicker wiring. (n=0, 1)

## 6. Function Summary

### 6.1 ARM® Cortex®-M0+ core

The ARM Cortex-M0+ processor is the latest generation of ARM processors designed for embedded systems. It offers a low-cost platform aimed at meeting the needs of microcontrollers with few pins and low power consumption while delivering excellent computing performance and advanced system interrupt response.

The Cortex-M0+ is a 32-bit RISC processor that provides superior code efficiency and high-performance expectations compared to 8-bit and 16-bit devices of similar memory size. It features 32 address lines, allowing for up to 4GB of memory space.

The CMS32H6157 incorporates the embedded ARM core, making it compatible with all ARM tools and software.

### 6.2 Memory

#### 6.2.1 Flash memory

The CMS32H6157 has a built-in flash memory that can be programmed, erased and rewritten. It has the following features:

- Programs and data share 128K storage.
- 2.5KB dedicated data Flash memory.
- Support page erasure, the size of each page is 512byte, and erase time is 4ms.
- Support byte/half-word/word (32bit) programming, and the programming time is 24us.

#### 6.2.2 SRAM

The CMS32H6157 has an embedded SRAM of 8K bytes.

### 6.3 Enhanced DMA controller

It has a built-in enhanced DMA (Direct Memory Access) controller that enables data transfer between memories without using the CPU.

- Support DMA boot by peripheral function interrupts, enabling real-time control by communication, timer and A/D.
- The transfer source/target field is optional for the full address space range (when the flash field is used as the target address, the flash needs to be preset to the programming mode).
- Support 4 modes (normal transfer mode, repeat transfer mode, block transfer mode and chain transfer mode).

## 6.4 Linkage controller

The linkage controller links the output events by each peripheral function with the peripheral function trigger sources. This enables collaborative operation between peripheral functions without using the CPU.

The linkage controller has the following functions:

- It can link event signals together to realize the linkage of peripheral functions.
- There are 16 types of event input and 6 types of event triggering.

## 6.5 LCD controller/driver

The LCD supports 4COM\*42SEG/6COM\*40SEG/8COM\*38SEG.

Functions are as follows:

- Waveform A or waveform B can be selected.
- LCD driver voltage generation circuit can switch between internal boost, capacitor split and external resistance division.
- Automatically output segment signals and common signals by automatically reading the display data register.
- Can select from 16 reference voltages (contrast adjustment) generated when the boost circuit is running.
- Enable LCD blinking display.

## 6.6 Clock generation and startup

A clock generation circuit is a circuit that generates a clock to the CPU and peripheral hardware. There are three types of system clocks and clock oscillation circuits.

### 6.6.1 Main system clock

- X1 oscillation circuit: The resonator can be connected to pins (X1 and X2) to generate a clock oscillation of 1~20MHz, and the oscillation can be stopped by executing a deep sleep command or setting MSTOP.
- High-speed on-chip oscillator (high-speed OCO): Oscillation can be performed by selecting the frequency via the option byte. After released, the CPU starts running at this high-speed on-chip oscillator clock by default. Oscillation can be stopped by executing a deep sleep command or setting the HIOSTOP bit. The frequency set by the option byte can be changed through the frequency selection register of the high-speed on-chip oscillator. The maximum frequency is 32MHz with an accuracy  $\pm 1.0\%$ .
- Input external clock from pin (X2): (1~20MHz), and the input of the external main system clock can be invalidated by executing a deep sleep command or setting the MSTOP bit.

### 6.6.2 Subsystem clock

- XT1 oscillator circuit: A 32.768kHz clock oscillation can be generated by connecting a 32.768kHz resonator to the pins (XT1 and XT2), and the oscillation can be stopped by setting the XTSTOP bit.
- An external clock input by the pin (XT2): 32.768kHz, and the external clock input can be disabled by setting the XTSTOP bit.

### 6.6.3 Low-speed on-chip oscillator clock

Low-speed on-chip oscillator (low-speed OCO): generates a 32.768kHz (TYP.) clock oscillation. The low-speed on-chip oscillator clock cannot be used as the CPU clock. Only the following peripheral hardware can run off the low-speed on-chip oscillator clock:

- Watchdog timer (WWDT)
- Real time clock (RTC)
- 15-bit interval timer

## 6.7 Power management

### 6.7.1 Power supply mode

$V_{DD}$ : External power supply, voltage range: 1.8 to 4.4V.

### 6.7.2 Power-on reset

The power-on reset circuit (POR) has the following functions.

- An internal reset signal is generated when power is applied. If the supply voltage ( $V_{DD}$ ) is greater than the detection voltage ( $V_{POR}$ ), the reset is released. However, the reset state must be maintained by a voltage detection circuit or an external reset until the operating voltage range is reached.
- Compare the supply voltage ( $V_{DD}$ ) and the detection voltage ( $V_{POR}$ ), when  $V_{DD} < V_{POR}$ , an internal reset signal is generated. However, when the power supply drops, it must be shifted to the deep sleep mode or set to the reset state by the voltage detection circuit or external reset before falling below the operating voltage range. If operation is to be restarted, it must be verified that the power supply voltage has returned to within the operating voltage range.

### 6.7.3 Voltage detection

The voltage detection circuit sets the operating mode and detection voltage ( $V_{LVDH}$ ,  $V_{LVDL}$ ,  $V_{LVD}$ ) via option bytes. The voltage detection (LVD) circuit has the following functions:

- Compare the supply voltage ( $V_{DD}$ ) and the detection voltage ( $V_{LVDH}$ ,  $V_{LVDL}$ ,  $V_{LVD}$ ) and generate an internal reset or interrupt request signal.
- The sense voltage of the supply voltage ( $V_{LVDH}$ ,  $V_{LVDL}$ ,  $V_{LVD}$ ) can be selected by option bytes.
- Can run in deep sleep mode.
- When the power supply rises, it must be maintained in the reset state by voltage detection circuitry or an external reset before reaching the operating voltage range. When the power supply drops, it must be switched to deep sleep mode before it is less than the operating voltage range, or set to reset by voltage detection circuit or external reset.
- The operating voltage range varies depending on the setting of user option bytes.

## 6.8 Low-power mode

The CMS32H6157 supports two low-power modes to achieve the best compromise between low power consumption, short start-up time, and available wake-up sources:

- Sleep mode: Sleep mode is entered by executing the sleep instruction. Sleep mode is a mode to stop the CPU running clock. If the high-speed system clock oscillator circuit or the high-speed on-chip oscillator is oscillating before the sleep mode is set, each clock continues to oscillate. Although this mode does not allow the operating current to be reduced to the level of deep sleep mode, it is an effective mode when processing is to be restarted immediately by an interrupt request or when frequent intermittent operation is to be performed.
- Deep sleep mode: Deep sleep mode is entered by executing the deep sleep instruction. Deep sleep mode is a mode that stops the oscillation of the high-speed system clock oscillator and high-speed on-chip oscillator and stops the whole system. The operating current of the chip can be greatly reduced. Since the deep sleep mode can be canceled by an interrupt request, intermittent operation is also possible. However, in the case of the X1 clock, since it is necessary to wait for the oscillation to stabilize when releasing the deep sleep mode, it is necessary to select the sleep mode if it is necessary to start processing immediately by an interrupt request.

In any of these modes, the registers, flags, and data memories remain as they were before being set to standby mode, and the status of the output latches and output buffers of the input/output ports is also maintained.

## 6.9 Reset function

A reset signal can be generated by the following seven methods:

- (1) An external reset is input via the RESETB pin.
- (2) An internal reset is generated by programmed runaway detection of the watchdog timer.
- (3) An internal reset is generated by comparing the supply voltage and the detection voltage of POR.
- (4) An internal reset is generated by comparing the supply voltage and the detection voltage of LVD.
- (5) An internal reset is generated by a RAM parity error.
- (6) An internal reset is generated by accessing to the illegal memory.
- (7) Software reset

The internal reset is the same as the external reset, and after the reset signal is generated, the procedure is executed from the addresses written in 0000H and 0001H.

## 6.10 Interrupt function

The Cortex-M0+ processor has a built-in Nested Vector Interrupt Controller (NVIC) that supports up to 32 interrupt request (IRQ) inputs, a non-maskable interrupt (NMI) input, and multiple internal exceptions.

The product handles 32 maskable interrupt requests (IRQs) and 1 non-maskable interrupt (NMI), as described in the corresponding section of the User Manual. The actual number of interrupt sources varies by product.

## 6.11 Real-time clock (RTC)

Functions of real-time clock (RTC) are show as below.

- Holds counters for years, months, weeks, days, hours, minutes, and seconds
- Fixed cycle break (cycles: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- Alarm clock interrupt (alarm clock: week, hour, minute)
- 1Hz pin out capability
- Support prescalers of subsystem clock or main system clock as RTC operation clocks.
- Real-time clock interrupt signals (INTRTC) can be used to wake up in deep sleep mode.
- Watch error correction with high accuracy

Year, month, week, day, hour, minute and second counters are only available if the subsystem clock (32.768kHz) or main system clock prescaler is selected as the RTC operation clock. When the low-speed on-chip oscillator clock (32.768kHz) is selected, only the fixed-cycle interrupt function can be used.

## 6.12 Watchdog timer

The 1- channel WWDT and 17-bit watchdog timer operation are set by option byte count. The watchdog timer operates on a low-speed on-chip oscillator clock (32.768KHz). The watchdog timer is used to detect program instability. When program instability is detected, an internal reset signal is generated.

The following are judged to be program instability:

- When the watchdog timer counter overflows
- When a bit operation instruction is executed on the watchdog timer enable register (WDTE)
- When writing data other than "ACH" to the WDTE register
- When writing data to the WDTE register during window closure

## 6.13 SysTick timer

This timer is exclusive to real-time operating systems, but can also be used as a standard decrement counter.

It is characterized by the generation of a maskable system interrupt when the 24-bit decrementing counter self-loading capacity counter reaches zero.

## 6.14 Timer8

This product has a built-in Timer8, a timer unit containing an 8-channel 16-bit timer. Each 16-bit timer is called a “channel” and can be used as an independent timer or in combination with multiple channels for advanced timer functions.

For details of each function, refer to the table below.

Independent channel operation function	Multi-channel linkage operation function
<ul style="list-style-type: none"> <li>● Interval timer</li> <li>● Square wave output</li> <li>● External event counter</li> <li>● Frequency divider</li> <li>● Input pulse interval measurement</li> <li>● Input signal high/low width measurement</li> <li>● Delay counter</li> </ul>	<ul style="list-style-type: none"> <li>● Single trigger pulse output</li> <li>● PWM output</li> <li>● Multiple PWM output</li> </ul>

### 6.14.1 Independent channel operation function

The independent channel operation function is a function that allows you to use any channel independently of other channel operation modes. The independent channel operation function is used in the following modes:

- (1) Interval timer: It can be used as a reference timer for generating interrupts at fixed intervals (INTTM).
- (2) Square wave output: Whenever an INTTM interrupt is generated, a flip is triggered to output a 50% duty cycle square wave from the timer output pin (TO).
- (3) External event counter: Count the effective edge of the input signal of the timer input pin (TI) and can be used as an event counter to generate an interrupt if the specified number of times is reached.
- (4) Divider function (limited to channel 0 of unit 0): divide the input clock of the timer input pin (TI00) and output it from the output pin (TO00).
- (5) Measurement of input pulse interval: The interval between input pulses is measured by starting counting at the effective edge of the input pulse signal at the timer input pin (TI) and capturing the count value at the effective edge of the next pulse.
- (6) High/low width measurement of input signal: Measure the high or low width of the input signal by starting counting on one edge of the input signal of the timer input pin (TI) and capturing the count value on the other edge.
- (7) Delay counter: Starts counting at the effective edge of the input signal at the timer input pin (TI) and generates an interrupt after an arbitrary delay period has elapsed.



### 6.14.2 Multi-channel linkage operation function

The multi-channel linkage operation function is a function that combines the master channel (the reference timer for the main control period) and the slave channel (the timer that follows the operation of the master channel). The multi-channel linkage function can be used in the following modes:

- (1) Single trigger pulse output: Two channels are used in pairs to generate a single trigger pulse that can arbitrarily set the output timing and pulse width.
- (2) PWM (Pulse Width Modulation) output: Two channels are used in pairs to generate pulses that can set the period and duty cycle arbitrarily.
- (3) Multiple PWM (Pulse Width Modulation) output: Up to 7 PWM signals of any duty cycle can be generated at a fixed period by expanding the PWM function and using one master channel and multiple slave channels.

### 6.14.3 8-bit timer operation function

The 8-bit timer operation function uses the 16-bit timer channel as the function of two 8-bit timer channels. (Only Channel 1 and Channel 3 can be used).

### 6.14.4 LIN-bus support function

The Timer8 (channel 3 only) unit can be used to check whether the received signal in the LIN-bus communication is suitable for the LIN-bus communication format.

- 1) Wake-up signal detection: The low-level width is measured by starting counting on the falling edge of the input signal on the UART serial data input pin (RxD) and capturing the count value on the rising edge. If the low width is greater than or equal to a fixed value, it is considered a wake-up signal.
- 2) Detection of the break field: After a wake-up signal is detected, the low-level width is measured by starting counting from the falling edge of the input signal of the UART serial data input pin (RxD) and capturing the count value on the rising edge. If the width of the low level is greater than or equal to a fixed value, it is considered to be a break field.
- 3) Measurement of sync field pulse width: After detecting the break field, measure the low- and high-level widths of the input signal of the UART serial data input pin (RxD). The baud rate is calculated from the bit interval of the synchronization field measured in this way.

## 6.15 TimerA

Timer A is a 16-bit timer capable of pulse output, measuring the width and period of external input pulses, and counting external events.

The 16-bit timer consists of a reload register and a down-counting counter. The reload register and the down-counting counter share the same address. Accessing the TA0 register allows access to both the reload register and the counter.

## 6.16 15-bit interval timer

This product has a built-in 15-bit interval timer that generates interrupts (INTIT) at any pre-set time interval, which can be used to wake up from deep sleep mode.

## 6.17 Clock output/buzzer output controller

The clock output controller is used to provide a clock to the peripheral ICs, and the buzzer output controller is used to output a square wave at the buzzer frequency. The clock output or buzzer output is realized by dedicated pins.

## 6.18 Universal serial communication unit

This product has a built-in general-purpose serial communication unit, and each unit has up to 8 serial communication channels. It can realize standard SPI, simplified SPI, UART and simplified I<sup>2</sup>C communication functions. The functions of each channel are assigned as follows:

### 6.18.1 3-wire serial interface (SSPI)

Data is transmitted and received synchronously with the serial clock (SCK) output of the master device.

This is a clock-synchronous communication interface that communicates using a total of three communication lines: one serial clock (SCK), one transmit serial data (SO), and one receive serial data (SI).

[Data transmission and reception]

- Data length of 7 to 16 bits
- Phase control of data transmission and reception
- MSB/LSB first
- Level setting for transmitting and receiving data

[Clock control]

- Master or slave selection
- Phase control of input/output clock
- Transfer cycles generated by prescalers and channel internal counters
- Maximum transfer rate

Master communication: Max.  $F_{CLK}/2$

Slave communication: Max.  $F_{MCK}/6$

[Interrupt function]

- Transfer end interrupt, buffer null interrupt

[Error detection flag]

- Overflow error

## 6.18.2 UART

This function enables asynchronous communication over two lines, serial data transmission (TxD) and serial data reception (RxD). Using these two communication lines, data is transmitted and received asynchronously (using the internal baud rate) with other communicating parties in the data frame (consisting of start bits, data, parity bits, and stop bits). Full-duplex UART communication can be implemented by using two channels, dedicated transmitting (even channels) and dedicated receiving (odd channels), and LIN-bus can also be supported by combining a Timer8 unit and an external interrupt (INTP0).

### [Data transmission and reception]

- Data length of 7, 8, 9 or 16 bits
- MSB/LSB first
- Level setting for transmitting and receiving data, selection of reverse phase
- Parity bit appending, parity check function
- Stop bit appending

### [Interrupt function]

- Transfer end interrupt and buffer null interrupt
- Frame error and parity check error

### [Error detection flag]

- Frame error, parity error, overflow error

### [LIN-bus function]

- Detection of wake-up signal
- Detection of break field (BF)
- Measurement of synchronous field, calculation of baud rate

### 6.18.3 Simplified I<sup>2</sup>C

It is a function to synchronize clock communication with multiple devices through two lines of serial clock (SCL) and serial data (SDA). Since this simplified I<sup>2</sup>C is designed for single communication with devices such as Flash memory, and A/D converters, it is used only as a master device. The start and stop conditions, like the operation control registers, must comply with the AC characteristics and are handled by the software.

[Data transmission and reception]

- Master transmission, master reception (limited to the master function of single master)
- ACK output function, ACK detection function
- 8-bit data length (when transmitting the addresses, specify the addresses with the highest 7 bits, and use the lowest bit for R/W control)
- Start and stop conditions are generated by software

[[Interrupt function]

- Transfer end interruption

[Error detection flag]

- ACK error, overflow error

[Simplified I<sup>2</sup>C unsupported features]

- Slave transmission, slave reception
- Multi-master function (arbitration failure detection function)
- Wait detection function

## 6.19 Standard serial interface SPI

The standard serial interface SPI has the following two modes:

- 1) Run-stop mode: This is the mode used when serial transfer is not performed, which reduces power consumption.
- 2) 3-wire serial I/O mode: This mode transmits 8-bit or 16-bit data to multiple devices over 3 wires of a serial clock (SCK) and 2 serial data buses (MISO and MOSI).

## 6.20 Standard serial interface IICA

The serial interface IICA has the following three modes:

- 1) Run-stop mode: This is the mode used when serial transfer is not performed, which reduces power consumption.
- 2) I<sup>2</sup>C bus mode (support multi-master): This mode transmits 8-bit data to multiple devices over 2 wires of a serial clock (SCLA) and a serial data bus (SDAA). In accordance with the I<sup>2</sup>C bus format, the master device can generate “start conditions”, “address”, “indication of transmission direction”, “data” and “stop conditions” on the serial data bus for the slave devices. The slave device automatically detects the received status and data by hardware. This feature simplifies the I<sup>2</sup>C bus control part of the application program. Since the SCLA and SDAA pins of the serial interface IICA are used as open drain outputs, pull-up resistors are required for the serial clock line and the serial data bus.
- 3) Wake-up mode: In deep sleep mode, when an extension code or a local station address is received from the master device, the deep sleep mode can be released by generating an interrupt request signal (INTIICA). This is set via the IICA control register.

## 6.21 Analog-to-digital converter (ADC)

This product has a built-in 12-bit resolution analog-to-digital converter, SARADC, which converts analog inputs to digital values and controls the A/D conversion of up to 26 analog channels (ANI0~ANI25).

The ADC contains the following functions:

- 12-bit resolution, slew rate: 1.42Msps.
- Triggering mode: support software triggering, hardware triggering and hardware triggering in standby state.
- Channel selection: support single-channel select mode and multi-channel scan mode.
- Conversion mode: support single conversion and continuous conversion.
- Operating voltage: support  $1.8V \leq V_{DD} \leq 4.4V$  operating voltage range.
- It can detect the built-in reference voltage (1.45V) and temperature sensors.

The ADC can set various A/D conversion modes by combining the modes described below.

Trigger mode	Software trigger	Start the conversion by operating the software.
	Hardware-trigger no-wait mode	The conversion is started by detecting a hardware trigger.
	Hardware trigger wait mode	In the conversion standby state when the power is cut off, the power is turned on by detecting the hardware trigger, and the conversion starts automatically after the A/D power stabilization waiting time.
Channel select mode	Select mode	Select 1 channel of analog input for A/D conversion.
	Scan mode	Four consecutive channels can be selected as analog inputs for sequential A/D conversion. Four consecutive channels from ANI0 to ANI25 can be selected as analog inputs.
Conversion mode	Single conversion mode	Perform an A/D conversion for the selected channel.
	Continuous conversion mode	Perform continuous A/D conversions for the selected channel until stopped by the software.
Sample time/ conversion time	Number of sample clocks/ conversion clocks	The sampling time can be set by register, the default value of sampling clock number is 13.5 clk, and the minimum value of conversion clock number is 31.5 clk.

## 6.22 SIGMA-DELTA ADC

The Sigma-Delta ADC is a high-precision, low-power Sigma-Delta analog-to-digital conversion chip, featuring an integrated LDO, two differential input channels, a Sigma-Delta ADC, and a temperature sensor. The ADC uses a Sigma-Delta modulator and achieves PGA amplification through a low-noise amplifier, with selectable gain factors of 1, 2, 4, 8, 16, 32, 64, 128, and 256. With PGA=128 and an output data rate (ODR) of 10Hz, the effective resolution can reach 20.6 bits.

The ADC has the following characteristics:

- 24 bits no missing codes
- PGA options: 1, 2, 4, 8, 16, 32, 64, 128, and 256
- When PGA=128, ODR=10Hz, SET\_LDO=00, the effective resolution is 20.6 bits.
- When PGA=128, ODR=10Hz, SET\_LDO=00, the equivalent input noise is 30nVrms.
- Selectable output data rate (ODR): 2.5Hz-2.56KHz
- Integrated LDO
- Integrated oscillator
- Integrated temperature sensor
- Sleep mode function
- 2-wire SPI interface with a maximum speed of 1.1MHz

## 6.23 Digital-to-analog converter (D/A)

The D/A converter is an 8-bit resolution converter that converts digital inputs to analog signals and controls the analog outputs. It has the following functions.

- 8-bit resolution
- R-2R ladder network
- Analog output voltage  
8-bit resolution:  $V_{DD} * m8 / 256$  (m8: DACSi register set value)
- Operation modes  
Normal mode, real-time output mode

Remark: i=0



## 6.24 Operational amplifier (OPA)

This product includes an operational amplifier (OPA) with the following features:

- Supports rail-to-rail operation
- The OPA can operate in constant current mode or buffer mode; the buffer mode can be used to test OPA offset
- The negative feedback terminal of the OPA supports either an internal constant current resistor or an external pin OPA\_FB
- The analog input at the positive terminal of the OPA can be selected from either the built-in 5-bit DAC of the op-amp module or the 8-bit DAC provided with this product
- The output of the OPA can be used as an analog input for the A/D converter or as a positive terminal analog input for the comparator 0 (CMP0)

## 6.25 Comparator (CMP)

This product has built-in two-channel comparators CMP0 and CMP1 with the following features:

- Can select comparator high speed mode, comparator low speed mode, or comparator window mode.
- The external reference input and internal reference voltage can be selected for the reference voltage.
- The cancellation width of the noise cancellation digital filter can be selected.
- Can detect the active edge of the comparator output and generate an interrupt signal.
- Can detect the active edge of the comparator output and output the event signal to the linkage controller.

## 6.26 Two-wire serial debug port (SW-DP)

The ARM's SW-DP interface allows connection to the microcontroller via a serial line debugging tool.

## 6.27 Safety functions

### 6.27.1 Flash CRC function (high-speed CRC, universal CRC)

This detects data errors in the flash memory by performing CRC operations.

The following two CRCs can be used according to the application or purpose of use.

- High-speed CRC: During the initialization routine, it can stop the CPU and check the entire code flash area at high speed.
- Universal CRC: This can be used for multi-purpose checking during CPU operation, not limited to the code flash area.

### 6.27.2 RAM parity error detection function

This detects parity errors when reading RAM data.

### 6.27.3 SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.

### 6.27.4 Illegal memory access detection function

This detects illegal access to an invalid memory area (asuch as areas where no memory is allocated and areas to which access is restricted).

### 6.27.5 Frequency detection function

Able to use the Timer8 unit to self-test the CPU or peripheral hardware clock frequencies.

### 6.27.6 A/D test function

The A/D converter is self-tested by A/D converting the positive (+) reference voltage, the negative (-) reference voltage, the analog input channel (ANI), the temperature sensor output voltage, and the internal reference voltage.

### 6.27.7 Digital output signal level detection function for input/output ports

When the input/output port is in output mode, the output level of the pin can be read.


## 6.28 Key function

A key interrupt (INTKR) can be generated by inputting the falling edge of the key interrupt input pins (KR0~KR7).

## 7. Electrical Characteristics

### 7.1 Typical application peripheral circuit

The reference diagram for the connection of peripheral circuits for typical MCU applications is as follows:



## 7.2 Absolute maximum voltage ratings

(T<sub>A</sub> = -40~85°C) (1/2)

Item	Symbol	Condition	Rating	Unit
Supply voltage	V <sub>DD</sub>	-	-0.5~+4.4	V
Input voltage	V <sub>I</sub>	PA00~PA15, PB00~PB15, PC00~PC12, PD02~PD07, PH01~PH04, RESETB/PH00	-0.3~V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Output voltage	V <sub>O</sub>	PA00~PA15, PB00~PB15, PC00~PC12, PD02~PD07, PH00~PH04	-0.3~V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Analog input voltage	V <sub>AI</sub>	ANI0~ANI25	-0.3~V <sub>DD</sub> +0.3 and -0.3~A <sub>VREF(+)</sub> +0.3 <sup>Note 1,2</sup>	V

Note 1: No more than 4.4V.

Note 2: The pin of the A/D conversion target cannot exceed A<sub>VREF(+)</sub>+0.3.

Caution: Even if one item in each item instantly exceeds the absolute maximum rating, it may reduce the quality of the product. The absolute maximum ratings are the ratings that may cause physical damage to the product, and the product must be used in a state that do not exceed the ratings.

Remark:

1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
2. A<sub>VREF(+)</sub>: A/D converter positive (+) reference voltage
3. V<sub>SS</sub>: Reference voltage.
4. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

(T<sub>A</sub> = -40~85°C)

(2/2)

Item	Symbol	Condition	Rating	Unit	
LCD voltage	V <sub>LI1</sub>	V <sub>L1</sub> input voltage <sup>Note 1</sup>	-0.3~2.8	V	
	V <sub>LI2</sub>	V <sub>L2</sub> input voltage <sup>Note 1</sup>	-0.3~4.4	V	
	V <sub>LI3</sub>	V <sub>L3</sub> input voltage <sup>Note 1</sup>	-0.3~4.4	V	
	V <sub>LI4</sub>	V <sub>L4</sub> input voltage <sup>Note 1</sup>	-0.3~4.4	V	
	V <sub>LI5</sub>	CAPL, CAPH input voltage <sup>Note 1</sup>	-0.3~4.4	V	
	V <sub>LO1</sub>	V <sub>L1</sub> output voltage	-0.3~4.4	V	
	V <sub>LO2</sub>	V <sub>L2</sub> output voltage	-0.3~4.4	V	
	V <sub>LO3</sub>	V <sub>L3</sub> output voltage	-0.3~4.4	V	
	V <sub>LO4</sub>	V <sub>L4</sub> output voltage	-0.3~4.4	V	
	V <sub>LO5</sub>	CAPL, CAPH output voltage <sup>Note 1</sup>	-0.3~4.4	V	
	V <sub>LO6</sub>	COM0~COM7, SEG0~SEG41 output voltage	External resistance division method	-0.3~V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
			Capacitor split method	-0.3~V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Internal voltage boosting method			-0.3~V <sub>LI4</sub> +0.3 <sup>Note 2</sup>	V	

Note 1: These values are the absolute maximum ratings specified when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins, and are not the recommended applied voltage values. In the case of the internal voltage boosting method and the capacitor split method, the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins must be connected to V<sub>SS</sub> by a capacitor (0.47uF±30%), and a capacitor (0.47uF±30%) must also be connected between the CAPL pin and the CAPH pin.

Note 2: No more than 4.4V.

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

### 7.3 Absolute maximum current ratings

 ( $T_A = -40 \sim 85^\circ\text{C}$ )

Item	Symbol	Condition		Rating	Unit
Output current, high	$I_{OH1}$	Per pin	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07, PH00~PH02	-40	mA
		Total of all pins - 170mA	PA00~PA01, PB00~PB07	-70	mA
	PB00~PB07, PC00~PC01		-100	mA	
	$I_{OH2}$	Per pin	PH03~PH04	-3	mA
		Total of all pins		-15	mA
	Output current, low	$I_{OL1}$	Per pin	PA00~PA14, PB00~PB14 PC00~PC12, PD02~PD07, PH00~PH02	40
Total of all pins 170mA			PA00~PB01, PA00~PB07	100	mA
			PB00~PB07	120	mA
$I_{OL2}$		Per pin	PH03~PH04	15	mA
		Total of all pins		45	mA
Operating ambient temperature		$T_A$	In normal operation mode		-40~85
	In flash memory programming mode				
Storage temperature	$T_{stg}$	-		-65~150	$^\circ\text{C}$

Caution: Even if one item in each item instantly exceeds the absolute maximum rating, it may reduce the quality of the product. The absolute maximum ratings are the ratings that may cause physical damage to the product, and the product must be used in a state that do not exceed the ratings.

Remark:

1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.4 Oscillation circuit characteristics

### 7.4.1 X1 and XT1 characteristics

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Resonator	Condition	Min.	Typ.	Max.	Unit
X1 clock oscillation frequency ( $F_x$ )	Ceramic/crystal resonator	-	1.0	-	20.0	MHz
X1 clock oscillation stabilization time	Ceramic/crystal resonator	20MHz, C=10pF	-	15	-	ms
X1 clock oscillation feedback resistor	Ceramic/crystal resonator	-	0.6	-	1.8	MΩ
XT1 clock oscillation frequency ( $F_{XT}$ )	Crystal resonator	-	32	32.768	35	KHz
XT1 clock oscillation stabilization time	Crystal resonator	32.768KHz, C=10pF	-	2	-	s

Remark:

1. It only indicates the frequency tolerance range of the oscillation circuit, and the instruction execution time should be referred to 7.6 AC Characteristics.
2. Please ask the resonator manufacturer to evaluate the circuit after installation, and use it after confirming the oscillation characteristics.
3. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

### 7.4.2 On-chip oscillator characteristics

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Resonator	Condition	Min.	Typ.	Max.	Unit
High-speed on-chip oscillator clock frequency ( $F_{IH}$ ) <sup>Note 1,2</sup>	-	1.0	-	32.0	MHz
High-speed on-chip oscillator stabilization time ( $T_{SU}$ )	-	-	12	-	us
High-speed on-chip oscillator clock frequency accuracy	$T_A = 10 \sim 70^\circ\text{C}$	-1.0	-	1.0	%
	$T_A = 0 \sim 85^\circ\text{C}$	-1.5	-	1.5	%
	$T_A = -10 \sim 85^\circ\text{C}$	-2.0	-	2.0	%
	$T_A = -40 \sim 85^\circ\text{C}$	-4.0	-	4.0	%
Low-speed on-chip oscillator clock frequency ( $F_{IL}$ )	-	26.214	32.768	39.322	KHz

Note 1: Select the frequency of the high-speed on-chip oscillator via option bytes.

Note 2: It only indicates the characteristics of the oscillation circuit, so please refer to 7.6 AC characteristics for the instruction execution time.

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.5 DC characteristics

### 7.5.1 Pin characteristics

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = E_{VSS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit		
Output current, high <sup>Note 1</sup>	IOH1	PA00~PA15, PB00~PB15	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $-40 \sim 85^\circ\text{C}$	-	-	-12.0 <sup>Note 2</sup>	mA	
		PC00~PC12, PD02~PD07 PH00~PH02 Per pin	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	-6.0 <sup>Note 2</sup>		
		PA14~PA15, PB03~PB08, PC00~PC03, PC10~ PC12, PD02, PH00~PH02	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $40 \sim 85^\circ\text{C}$	-	-	-50.0	mA	
			$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	-30.0		
			$2.4\text{V} \leq V_{DD} < 4.0\text{V}$	-	-	-15mA	mA	
		Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$1.8\text{V} \leq V_{DD} < 2.4\text{V}$	-	-	-10mA	mA	
		PA00~PA13, PB00~PB02, PB10~PB15, PC04~PC09, PD04~PD07	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $40 \sim 85^\circ\text{C}$	-	-	-50.0	mA	
			$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	-30.0		
			$2.4\text{V} \leq V_{DD} < 4.0\text{V}$	-	-	-15mA	mA	
		Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$1.8\text{V} \leq V_{DD} < 2.4\text{V}$	-	-	-10mA	mA	
				$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $40 \sim 85^\circ\text{C}$	-	-	-100.0	mA
				$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	-60.0	
				$2.4\text{V} \leq V_{DD} < 4.0\text{V}$	-	-	-30mA	
				$1.8\text{V} \leq V_{DD} < 2.4\text{V}$	-	-	-20mA	
	IOH2	PH03 ~ PH04 Per pin	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	-	-	-2.5 <sup>Note 2</sup>	mA	
		Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	-	-	-5	mA	

Note 1: This is the value of current that guarantees the operation of the device even if current flows from the  $V_{DD}$  pin to the output pins.

Note 2: The total current value cannot be exceeded.

Note 3: This is the output current value for the "Duty cycle  $\leq 70\%$  condition".

The following formula can be used to calculate the output current value when the duty cycle is changed to  $>70\%$  (when the duty cycle is changed to  $n\%$ ).

$$\text{Total pin output current} = (I_{OH} \times 0.7) / (n \times 0.01)$$

<Calculation example>  $I_{OH} = -10.0\text{mA}$ ,  $n = 80\%$

$$\text{Total pin output current} = (-10.0 \times 0.7) / (80 \times 0.01) \approx -8.7\text{mA}$$



The current at each pin does not vary by duty cycle and will not flow above the absolute maximum rating.

Caution: Setting to N-channel open drain mode will not output a high level.

Remark:

1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

$(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \leq 4.4\text{V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit		
Output current, $I_{\text{OL}}^{\text{Note 1}}$		PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07	$1.8\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$ $-40 \sim 85^\circ\text{C}$	-	-	$30^{\text{Note 2}}$	mA	
		PH00~PH02 Per pin	$1.8\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	$15^{\text{Note 2}}$		
		PA14~PA15, PB03~PB08, PC00~PC03, PC10~PC12, PD02, PH00~PH02 Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$4.0\text{V} \leq \text{V}_{\text{DD}} \leq 4.4\text{V}$ $40 \sim 85^\circ\text{C}$	-	-	60	mA	
			$4.0\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	45		
			$2.4\text{V} \leq \text{V}_{\text{DD}} < 4.0\text{V}$	-	-	25	mA	
			$1.8\text{V} \leq \text{V}_{\text{DD}} < 2.4\text{V}$	-	-	15	mA	
		PA00~PA13, PB00~PB02, PB10~PB15, PC04~PC09, PD04~PD07 Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$4.0\text{V} \leq \text{V}_{\text{DD}} \leq 4.4\text{V}$ $40 \sim 85^\circ\text{C}$	-	-	60	mA	
			$4.0\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	45		
			$2.4\text{V} \leq \text{V}_{\text{DD}} < 4.0\text{V}$	-	-	25	mA	
			$1.8\text{V} \leq \text{V}_{\text{DD}} < 2.4\text{V}$	-	-	15	mA	
		Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$4.0\text{V} \leq \text{V}_{\text{DD}} \leq 4.4\text{V}$ $40 \sim 85^\circ\text{C}$	-	-	120	mA	
			$4.0\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$ $85 \sim 105^\circ\text{C}$	-	-	90		
			$2.4\text{V} \leq \text{V}_{\text{DD}} < 4.0\text{V}$	-	-	50		
			$1.8\text{V} \leq \text{V}_{\text{DD}} < 2.4\text{V}$	-	-	30		
		$I_{\text{OL2}}$	PH03 ~ PH04 Per pin	$1.8\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$	-	-	$8^{\text{Note 2}}$	mA
			Total (when duty cycle $\leq 70\%$ <sup>Note3</sup> )	$1.8\text{V} \leq \text{EV}_{\text{DD}} \leq 4.4\text{V}$	-	-	15	mA

Note 1: This is the value of current that guarantees the operation of the device even if current flows from the output pins to the  $\text{V}_{\text{SS}}$  pin.

Note 2: The total current value cannot be exceeded.

Note 3: This is the output current value for the "Duty cycle  $\leq 70\%$  condition".

The following formula can be used to calculate the output current value when the duty cycle is changed to  $>70\%$  (n% duty cycle).

$$\text{Total output current} = (I_{\text{OL}} \times 0.7) / (n \times 0.01)$$

<Calculation example>  $I_{\text{OL}} = 10.0\text{mA}$ ,  $n = 80\%$

$$\text{Total output current} = (10.0 \times 0.7) / (80 \times 0.01) \approx 8.7\text{mA}$$

The current at each pin does not vary by duty cycle and will not flow above the absolute maximum rating.

Remark:

- Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

$(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Power supply input voltage	$V_{DD}$ $EV_{DD}$	-	1.8	-	4.4	V	
Power ground input voltage	$V_{SS}$ $EV_{SS}$	-	-0.3	-	-	V	
Input voltage, high	$V_{IH1}$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH04	Schmitt input	$0.8V_{DD}$	-	$V_{DD}$	V
Input voltage, low	$V_{IL1}$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH04	Schmitt input	0	-	$0.2V_{DD}$	V

Caution: Setting to N-channel open drain mode will not output a high level.

Remark:

1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

$(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Output voltage, high	$V_{OH1}$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH02	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH1} = -12.0\text{mA}$	$V_{DD}-1.5$	-	-	V
			$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH1} = -6.0\text{mA}$	$V_{DD}-0.7$	-	-	V
			$2.4\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH1} = -3.0\text{mA}$	$V_{DD}-0.6$	-	-	V
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH1} = -2.0\text{mA}$	$V_{DD}-0.5$	-	-	V
	$V_{OH2}$	PH03~PH04	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH2} = -2.5\text{mA}$	$V_{DD}-1.5$	-	-	V
			$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH2} = -1.5\text{mA}$	$V_{DD}-0.7$	-	-	V
			$2.4\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH2} = -0.6\text{mA}$	$V_{DD}-0.6$	-	-	V
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OH2} = -0.3\text{mA}$	$V_{DD}-0.5$	-	-	V
Output voltage, low	$V_{OL1}$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH02	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL1} = 30.0\text{mA}$	-	-	1.2	V
			$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL1} = 15.0\text{mA}$	-	-	0.7	V
			$2.4\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL1} = 8.0\text{mA}$	-	-	0.4	V
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL1} = 3.0\text{mA}$	-	-	0.4	V
	$V_{OL2}$	PH03~PH04	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL2} = 8.0\text{mA}$	-	-	1.2	V
			$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL2} = 4.0\text{mA}$	-	-	0.7	V
			$2.4\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL2} = 2.0\text{mA}$	-	-	0.4	V
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $I_{OL2} = 1.0\text{mA}$	-	-	0.4	V

Remark:

1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

$(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Input leakage current, high	$I_{LIH1}$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH02	$V_I = V_{DD}$	-	-	1	$\mu\text{A}$
	$I_{LIH2}$	RESETB/PH00	$V_I = V_{DD}$	-	-	1	$\mu\text{A}$
	$I_{LIH3}$	PH03~PH04 (XT1, XT2)	$V_I = V_{DD}$ , when an input port and external clock are inputting	-	-	1	$\mu\text{A}$
			$V_I = V_{DD}$ , when connecting a resonator	-	-	10	$\mu\text{A}$
Input leakage current, low	$I_{LIL1}$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH02	$V_I = V_{SS}$	-	-	-1	$\mu\text{A}$
	$I_{LIL2}$	RESETB/PH00	$V_I = V_{SS}$	-	-	-1	$\mu\text{A}$
	$I_{LIL3}$	PH03~PH04 (XT1, XT2)	$V_I = V_{SS}$ , when an input port and external clock are inputting	-	-	-1	$\mu\text{A}$
			$V_I = V_{SS}$ , when connecting a resonator	-	-	-10	$\mu\text{A}$
Internal pull-up resistance	$R_U$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH00~PH02	$V_I = V_{SS}$ , when inputting a port	10	30	100	$\text{K}\Omega$
Internal pull-down resistance	$R_D$	PA00~PA15, PB00~PB15 PC00~PC12, PD02~PD07 PH01~PH02	$V_I = V_{DD}$ , when inputting a port	10	30	100	$\text{K}\Omega$

Remark:

1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.5.2 Power supply current characteristics

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition		Min.	Typ.	Max.	Unit		
Supply current Note 1	$I_{DD1}$	Run mode	High-speed on-chip oscillator	$F_{HOCO} = 32\text{MHz}$ , $F_{IH} = 32\text{MHz}$ <sup>Note 3</sup>	-	3.0	6.5	mA	
			High-speed main system clock	$F_{MX} = 20\text{MHz}$ <sup>Note 2</sup>	Square wave input	-	3.7	5.0	mA
					Crystal oscillator connection	-	3.7	5.0	
			Subsystem clock operation	$F_{SUB} = 32.768\text{KHz}$ <sup>Note 4</sup>	Square wave input	-	11.0	85	uA
					Crystal oscillator connection	-	11.0	85	
	Low-speed on-chip oscillator	$F_{IL} = 32.768\text{KHz}$ <sup>Note 8</sup>	-	5.1	80	uA			
	$I_{DD2}$	Sleep mode	High-speed on-chip oscillator	$F_{HOCO} = 32\text{MHz}$ , $F_{IH} = 32\text{MHz}$ <sup>Note 3</sup>	-	0.9	4.5	mA	
			High-speed main system clock	$F_{MX} = 20\text{MHz}$ <sup>Note 2</sup>	Square wave input	-	0.7	4.0	mA
					Crystal oscillator connection	-	0.7	4.0	
			Subsystem clock operation	$F_{SUB} = 32.768\text{KHz}$ <sup>Note 5</sup>	Square wave input	-	1.85	35	uA
					Crystal oscillator connection	-	1.85	35	
	Low-speed on-chip oscillator	$F_{IL} = 32.768\text{KHz}$ <sup>Note 8</sup>	-	1.05	35	uA			
	$I_{DD3}$ <sup>Note 6</sup>	Deep sleep mode <sup>Note 7</sup>	$T_A = -40^\circ\text{C} \sim 25^\circ\text{C}$ $V_{DD} = 3.0\text{V}$		-	0.7	1.2	uA	
			$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$ $V_{DD} = 3.0\text{V}$		-	0.7	12		
			$T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$ $V_{DD} = 3.0\text{V}$		-	0.7	20		

Note 1: This is the total current through  $V_{DD}$ , including input leakage current fixed to  $V_{DD}$  or  $V_{SS}$  on the input pin.

Typical value: CPU is in multiplication instruction execution ( $I_{DD1}$ ) and does not include external operating current. Maximum value: The CPU is in multiply instruction execution ( $I_{DD1}$ ) and contains external operating current, but does not include current to the A/D converter, LVD circuitry, I/O ports, and internal pull-up or pull-down resistors, nor does it include the current when overwriting the data flash memory.

Note 2: This is when the high-speed on-chip oscillator and the subsystem clock are stopped.

Note 3: This is when the high-speed main and subsystem clock are stopped.

Note 4: This is when the high-speed on-chip oscillator and the high-speed main system clock are stopped.

Note 5: This is when the high-speed on-chip oscillator and the high-speed main system clock are stopped. Contains current to the RTC, but does not include current to 15-bit interval timers and watchdog timers.

Note 6: Current flowing to the RTC, 15-bit interval timer and watchdog timer is not included. The MDSET[1:0] of the LCDM0 register needs to be set to b'11.

Note 7: For current values when the subsystem clock is running in deep sleep mode, refer to current values when the subsystem clock is running in sleep mode.

Note 8: This is when the high-speed on-chip oscillator, the high-speed main system clock and the subsystem clock are stopped.

Remark:

1.  $F_{HOCO}$ : High-speed on-chip oscillator clock frequency,  $F_{IH}$ : High-speed on-chip oscillator system clock frequency.
2.  $F_{SUB}$ : External subsystem clock frequency (XT1/ XT2 clock oscillation frequency).
3.  $F_{MX}$ : External main system clock frequency (X1/ X2 clock oscillation frequency).
4.  $F_{IL}$ : Low-speed on-chip oscillator clock frequency.
5. Typical temperature condition:  $T_A=25^{\circ}\text{C}$ .
6. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

(T<sub>A</sub> = -40~85°C, 1.8V ≤ V<sub>DD</sub> ≤ 4.4V, V<sub>SS</sub> = 0V)

Item	Symbol	Condition				Min.	Typ.	Max.	Unit
Low speed on-chip oscillator operating current	I <sub>FIL</sub> Note 1	-				-	0.2	-	uA
RTC operating current	I <sub>RTC</sub> Note 1,2,3	-				-	0.04	-	uA
15-bit interval timer operating current	I <sub>IT</sub> Note 1,2,4	-				-	0.02	-	uA
Watchdog timer operating current	I <sub>WDT</sub> Note 1,2,5	F <sub>IL</sub> =32.768KHz				-	0.22	-	uA
A/D converter operating current	I <sub>ADC</sub> Note 1,6	ADC HS mode @32MHz				-	2.2	-	mA
		ADC HS mode @4MHz				-	1.3	-	mA
		ADC LC mode @16MHz				-	1.1	-	mA
		ADC LC mode @4MHz				-	0.8	-	mA
OPA operating current	-	Per channel				-	135	150	uA
CMP operating current	I <sub>CMP</sub> Note 1,9	Per channel		-	-	60	100	uA	
				-	-	80	140	uA	
LVD operating current	I <sub>LVD</sub> Note 1,7	-				-	0.08	-	uA
LCD operating current	I <sub>LCD1</sub> Note 1,10,11	External resistance division method	LCD=F <sub>SUB</sub>	1/3 bias 4 time slices	V <sub>DD</sub> =4.4V V <sub>L4</sub> =4.4V	-	0.04	0.2	uA
	I <sub>LCD2</sub> Note 1,10	Internal voltage boosting method	F <sub>LCD</sub> =F <sub>SUB</sub> LCD clock=128 Hz	1/3 bias 4 time slices	V <sub>DD</sub> =3.0V V <sub>L4</sub> =3.0V (V <sub>LCD</sub> =04H)	-	0.85	2.2	uA
					V <sub>DD</sub> =4.4V V <sub>L4</sub> =4.4V (V <sub>LCD</sub> =12H)	-	1.0	4.0	
I <sub>LCD3</sub> Note 1,10	Capacitor split method	F <sub>LCD</sub> =F <sub>SUB</sub> LCD clock =128Hz	1/3 bias 4 time slices	V <sub>DD</sub> =3.0V V <sub>L4</sub> =3.0V	-	0.2	0.5		

 Note 1: This is the current flowing through V<sub>DD</sub>.

Note 2: This is when the high-speed on-chip oscillator and the high-speed system clock are stopped.

Note 3: This is the current that flows only to the real-time clock (RTC) (excluding the operating current)



of the low-speed on-chip oscillator and the XT1 oscillation circuit). In the case of a real-time clock operating in run mode or sleep mode, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  plus the  $I_{RTC}$  value. In addition,  $I_{FIL}$  must be added when selecting a low-speed on-chip oscillator. When the subsystem clock is running,  $I_{DD2}$  contains the operating current of the real-time clock.

Note 4: This is the current that flows only to the 15-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and XT1 oscillation circuit). In the case of 15-bit interval timer operation in run mode or sleep mode, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  plus the  $I_{IT}$  value. In addition,  $I_{FIL}$  must be added when selecting a low-speed on-chip oscillator.

Note 5: This is the current that flows only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). In the case of watchdog timer operation, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  or  $I_{DD3}$  plus  $I_{WDT}$ .

Note 6: This is the current that only flows to the A/D converter. In the case of A/D converter operation in run mode or sleep mode, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  plus the  $I_{ADC}$  value.

Note 7: This is the current that only flows to the LVD circuit. In the case of LVD circuit operation, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  or  $I_{DD3}$  plus the value of  $I_{LVD}$ .

Note 8: This is the current that only flows to the D/A converter. In the case of D/A converter operation in run mode or sleep mode, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  plus the  $I_{DAC}$  value.

Note 9: This is the current that only flows to the comparator circuit. In the case of comparator circuit operation, the current value of the microcontroller is  $I_{DD1}$  or  $I_{DD2}$  or  $I_{DD3}$  plus the  $I_{CMP}$  value.

Note 10: This refers to the current flowing to the LCD controller/driver only. In both operating mode and HALT mode, the current value of the CMS32H6157 microcontroller is the power supply current ( $I_{DD1}$  or  $I_{DD2}$ ) plus the LCD operating current ( $I_{LCD1}$ ,  $I_{LCD2}$ , or  $I_{LCD3}$ ). This does not include the current flowing to the LCD display. Typical and maximum values are based on the following conditions:

- The 20-pin is configured for segment function, with all LEDs on.
- The system clock is set to  $F_{SUB}$ , and the LCD clock is 128 Hz ( $LCDC0=07H$ ).
- Configured with 4 time slices and 1/3 bias.

Note 11: When using an external resistance division method, the current flowing to the external divider resistor is not included.

Remark:

1.  $F_{IL}$ : Low-speed on-chip oscillator clock frequency.
2. Typical temperature condition:  $T_A=25^{\circ}C$ .
3. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.6 AC characteristics

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition		Min.	Typ.	Max.	Unit
Instruction cycle (min instruction execution time)	$T_{CY}$	Main system clock ( $F_{MAIN}$ ) operation	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	0.03125	-	1	us
		Subsystem clock ( $F_{SUB}$ ) operation	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	28.5	30.5	31.3	us
External system clock frequency	$F_{EX}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		1.0	-	20.0	MHz
	$F_{EXS}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		32.0	-	35.0	KHz
External system clock input high-level width, low-level width	$T_{EXH}$ $T_{EXL}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		24	-	-	ns
	$T_{EXHS}$ $T_{EXLS}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		13.7	-	-	us
TI00 ~ TI07 inputs high-level width, low-level width	$T_{TIH}$ $T_{TIL}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		$1/F_{MCK} + 10$	-	-	ns
TO00 ~ TO07 output frequency	$F_{TO}$	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$		-	-	16	MHz
		$2.4\text{V} \leq V_{DD} < 4.0\text{V}$		-	-	8	MHz
		$1.8\text{V} \leq V_{DD} < 2.4\text{V}$		-	-	4	MHz
CLKBUZ0 CLKBUZ1 output frequency	$F_{PCL}$	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$		-	-	16	MHz
		$2.4\text{V} \leq V_{DD} < 4.0\text{V}$		-	-	8	MHz
		$1.8\text{V} \leq V_{DD} < 2.4\text{V}$		-	-	4	MHz
Interrupt input high-level width, low-level width	$T_{INTH}$ $T_{INTL}$	INTP0~INTP5	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	1	-	-	us
Key interrupt input high-level width, low-level width	$T_{KR}$	KR0~KR7	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	250	-	-	ns
RESETB low-level width	$T_{RSL}$	-		10	-	-	us

Remark:

- $F_{MCK}$ : Timer8 operating clock frequency.
- Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.7 Peripheral functions characteristics

### 7.7.1 Universal interface unit

#### 1) UART mode

- ( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Condition		Specification value		Unit
			Min.	Max.	
Transfer rate	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	-	-	$F_{MCK}/6$	bps
		Theoretical value of the maximum transfer rate $F_{MCK} = F_{CLK}$	-	10.6	Mbps

Remark: This specification is guaranteed by the design, and is not tested in mass production.

- ( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Condition		Specification value		Unit
			Min.	Max.	
Transfer rate	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	-	-	$F_{MCK}/12$	bps
		Theoretical value of the maximum transfer rate $F_{MCK} = F_{CLK}$	-	5.3	Mbps

#### 2) 3-wire SPI mode (master mode, internal clock output)

- ( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition		$-40 \sim 85^\circ\text{C}$		$85 \sim 105^\circ\text{C}$		Unit
				Min.	Max.	Min.	Max.	
SCLKp cycle time	$T_{KCY1}$	$T_{KCY1} \geq 2/F_{CLK}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	62.5	-	125	-	ns
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	125	-	250	-	ns
SCLKp high/low level width	$T_{KH1}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$		$T_{KCY1}/2 - 5$	-	$T_{KCY1}/2 - 10$	-	ns
	$T_{KL1}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		$T_{KCY1}/2 - 19$	-	$T_{KCY1}/2 - 38$	-	ns
SDIp set-up time (for SCLKp↑)	$T_{SIK1}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$		17	-	33	-	ns
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		28	-	55	-	ns
SDIp hold time (for SCLKp↑)	$T_{KSI1}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		5	-	10	-	ns
Delay time from SCLKp↓→SDOp	$T_{KSO1}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C = 20\text{pF}$ <small>Note 1</small>		-	5	-	10	ns

Note 1: C is the load capacitance of the SCLKp, SDOp output lines.

Caution: Through the Port Input Mode Register and Port Output Mode Register, the SDIp pin is selected as the normal input buffer and the SDOp pin and SCLKp pin are selected as the normal output mode.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 3) 3-wire SPI mode (slave mode, external clock input)

 $(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	-40~85°C		85~105°C		Unit	
			Min.	Max.	Min.	Max.		
SCLKp cycle time	$T_{KCY2}$	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$	$20\text{MHz} < F_{MCK}$	$8/F_{MCK}$	-	$16/F_{MCK}$	-	ns
			$F_{MCK} \leq 20\text{MHz}$	$6/F_{MCK}$	-	$12/F_{MCK}$	-	ns
		$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	$16\text{MHz} < F_{MCK}$	$8/F_{MCK}$	-	$16/F_{MCK}$	-	ns
			$F_{MCK} \leq 16\text{MHz}$	$6/F_{MCK}$	-	$12/F_{MCK}$	-	ns
		$2.4\text{V} \leq V_{DD} \leq 4.4\text{V}$		$6/F_{MCK}$ and $\geq 500$	-	$12/F_{MCK}$ and $\geq 1000$	-	ns
$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$		$6/F_{MCK}$ and $\geq 750$	-	$12/F_{MCK}$ and $\geq 1500$	-	ns		
SCLKp high/low level width	$T_{KH2}$ $T_{KL2}$	$4.0\text{V} \leq V_{DD} \leq 4.4\text{V}$	$T_{KCY1}/2-7$	-	$T_{KCY1}/2-14$	-	ns	
		$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	$T_{KCY1}/2-8$	-	$T_{KCY1}/2-16$	-	ns	
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	$T_{KCY1}/2-18$	-	$T_{KCY1}/2-36$	-	ns	
SDIp set-up time (for SCLKp↑)	$T_{SIK2}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK}+20$	-	$1/F_{MCK}+40$	-	ns	
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK}+30$	-	$1/F_{MCK}+60$	-	ns	
SDIp hold time (for SCLKp↑)	$T_{KSI2}$	$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK}+31$	-	$1/F_{MCK}+62$	-	ns	
Delay time from SCLKp↓ →SDOp	$T_{KSO2}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C=30\text{pF}$ <small>Note 1</small>	-	$2/F_{MCK}$ +44	-	$2/F_{MCK}$ +66	ns	
		$2.4\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C=30\text{pF}$ <small>Note 1</small>	-	$2/F_{MCK}$ +75	-	$2/F_{MCK}$ +113	ns	
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C=30\text{pF}$ <small>Note 1</small>	-	$2/F_{MCK}$ +100	-	$2/F_{MCK}$ +150	ns	

Note 1: C is the load capacitance of the SCLKp, SDOp output lines.

Caution: Through the Port Input Mode Register and Port Output Mode Register, the SDIp and SCLKp pins are selected as the normal input buffers and the SDOp pin is selected as the normal output mode.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 4) 4-wire SPI mode (slave mode, external clock input)

 $(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	-40~85°C		85~105°C		Unit	
			Min.	Max.	Min.	Max.		
SSI00 set-up time	$T_{SSIK}$	DAPmn=0	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	120	-	240	-	ns
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	200	-	400	-	ns
		DAPmn=1	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK} + 120$	-	$1/F_{MCK} + 240$	-	ns
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK} + 200$	-	$1/F_{MCK} + 400$	-	ns
SSI00 hold time	$T_{KSSI}$	DAPmn=0	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK} + 120$	-	$1/F_{MCK} + 240$	-	ns
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	$1/F_{MCK} + 200$	-	$1/F_{MCK} + 400$	-	ns
		DAPmn=1	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$	120	-	240	-	ns
			$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$	200	-	400	-	ns

Caution: Select the SDIp and SCLKp pins as the normal input buffers and the SDOp pin as the normal output mode via the Port Input Mode Register and Port Output Mode Register.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 5) Simplified IIC mode

 $(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	-40~85°C		85~105°C		Unit
			Min.	Max.	Min.	Max.	
SCLr clock frequency	$F_{SCL}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 50\text{ pF}, R_b = 2.7\text{ k}\Omega$	-	1000 <sup>Note 1</sup>	-	400 <sup>Note 1</sup>	KHz
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 100\text{ pF}, R_b = 3\text{ k}\Omega$	-	400 <sup>Note 1</sup>	-	100 <sup>Note 1</sup>	KHz
		$1.8\text{V} \leq V_{DD} \leq 2.7\text{V}$ $C_b = 100\text{ pF}, R_b = 5\text{ k}\Omega$	-	300 <sup>Note 1</sup>	-	75 <sup>Note 1</sup>	KHz
Hold time when SCLr is low	$T_{LOW}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 50\text{ pF}, R_b = 2.7\text{ k}\Omega$	475	-	1200	-	ns
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 100\text{ pF}, R_b = 3\text{ k}\Omega$	1150	-	4600	-	ns
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 100\text{ pF}, R_b = 5\text{ k}\Omega$	1550	-	6500	-	ns
Hold time when SCLr is high	$T_{HIGH}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 50\text{ pF}, R_b = 2.7\text{ k}\Omega$	475	-	1200	-	ns
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 100\text{ pF}, R_b = 3\text{ k}\Omega$	1150	-	4600	-	ns
		$1.8\text{V} \leq V_{DD} \leq 2.7\text{V}$ $C_b = 100\text{ pF}, R_b = 5\text{ k}\Omega$	1550	-	6500	-	ns
Data setup time (reception)	$T_{SU: DAT}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 50\text{ pF}, R_b = 2.7\text{ k}\Omega$	$1/F_{MCK}85^{\text{Note 2}}$	-	$1/F_{MCK}+220^{\text{Note 2}}$	-	ns
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 100\text{ pF}, R_b = 3\text{ k}\Omega$	$1/F_{MCK}+145^{\text{Note 2}}$	-	$1/F_{MCK}+580^{\text{Note 2}}$	-	ns
		$1.8\text{V} \leq V_{DD} \leq 2.7\text{V}$ $C_b = 100\text{ pF}, R_b = 5\text{ k}\Omega$	$1/F_{MCK}+230^{\text{Note 2}}$	-	$1/F_{MCK}+1200^{\text{Note 2}}$	-	ns
Data hold time (transmission)	$T_{HD: DAT}$	$2.7\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 50\text{ pF}, R_b = 2.7\text{ k}\Omega$	-	305	-	770	ns
		$1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ $C_b = 100\text{ pF}, R_b = 3\text{ k}\Omega$	-	355	-	1420	ns
		$1.8\text{V} \leq V_{DD} \leq 2.7\text{V}$ $C_b = 100\text{ pF}, R_b = 5\text{ k}\Omega$	-	405	-	2070	ns

 Note 1: Set the value to  $F_{MCK}/4$ .

 Note 2: Set the  $F_{MCK}$  value to keep the hold time of SCLr = "L" and SCLr = "H".

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 7.7.2 Serial interface IICA

### 1) I<sup>2</sup>C standard mode

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Specification value		Unit
			Min.	Max.	
SCLA0 clock frequency	$F_{SCL}$	Standard mode: $F_{CLK} \geq 1\text{MHz}$	-	100	KHz
Set-up time of the start condition	$T_{SU: STA}$	-	4.7	-	us
Hold time of the start condition <sup>Note1</sup>	$T_{HD: STA}$	-	4.0	-	us
Hold time when SCLA0 is low	$T_{LOW}$	-	4.7	-	us
Hold time when SCLA0 is high	$T_{HIGH}$	-	4.0	-	us
Data set-up time (reception)	$T_{SU: DAT}$	-	250	-	ns
Data hold time (transmission) <sup>Note2</sup>	$T_{HD: DAT}$	-	0	3.45	us
Set-up time of the stop condition	$T_{SU: STO}$	-	4.0	-	us
Bus idle time	$T_{BUF}$	-	4.7	-	us

Note 1: Generate the first clock pulse after a start condition or a restart condition is generated.

Note 2: The maximum value of  $T_{HD: DAT}$  needs to be guaranteed during normal transfer and needs to be waited during acknowledge (ACK).

Caution: The maximum value of  $C_b$  (communication line capacitance) for each mode and the value of  $R_b$  (communication line pull-up resistor value) at this time are as follows:

Standard mode:  $C_b = 400\text{pF}$ ,  $R_b = 2.7\text{K}\Omega$

Remark: This specification is guaranteed by the design, and is not tested in mass production.

### 2) I<sup>2</sup>C fast mode

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Specification value		Unit
			Min.	Max.	
SCLA0 clock frequency	$F_{SCL}$	Fast mode: $F_{CLK} \geq 3.5\text{MHz}$	-	400	KHz
Set-up time of the start condition	$T_{SU: STA}$	-	0.6	-	us
Hold time of the start condition <sup>Note1</sup>	$T_{HD: STA}$	-	0.6	-	us
Hold time when SCLA0 is low	$T_{LOW}$	-	1.3	-	us
Hold time when SCLA0 is high	$T_{HIGH}$	-	0.6	-	us
Data set-up time (reception)	$T_{SU: DAT}$	-	100	-	ns

Data hold time (transmission) Note2	$T_{HD: DAT}$	-	0	0.9	us
Set-up time of the stop condition	$T_{SU: STO}$	-	0.6	-	us
Bus idle time	$T_{BUF}$	-	1.3	-	us

Note 1: Generate the first clock pulse after a start condition or a restart condition is generated.

Note 2: The maximum value of  $T_{HD: DAT}$  needs to be guaranteed during normal transfer and needs to be waited during acknowledger (ACK).

Caution: The maximum value of  $C_b$  (communication line capacitance) for each mode and the value of  $R_b$  (pull-up resistor value of the communication line) at this time are as follows:

Fast mode:  $C_b=320\text{pF}$ ,  $R_b=1.1\text{K}\Omega$

Remark: This specification is guaranteed by the design, and is not tested in mass production.

### 3) I<sup>2</sup>C enhanced fast mode

( $T_A = -40\sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS}=0\text{V}$ )

Item	Symbol	Condition	Specification value		Unit
			Min.	Max.	
SCLA0 clock frequency	$F_{SCL}$	Enhanced fast mode: $F_{CLK} \geq 10\text{MHz}$	-	1000	KHz
Set-up time of the start condition	$T_{SU: STA}$	-	0.26	-	us
Hold time of the start condition Note1	$T_{HD: STA}$	-	0.26	-	us
Hold time when SCLA0 is low	$T_{LOW}$	-	0.5	-	us
Hold time when SCLA0 is high	$T_{HIGH}$	-	0.26	-	us
Data set-up time (reception)	$T_{SU: DAT}$	-	50	-	ns
Data hold time (transmission) Note2	$T_{HD: DAT}$	-	0	0.45	us
Set-up time of the stop condition	$T_{SU: STO}$	-	0.26	-	us
Bus idle time	$T_{BUF}$	-	0.5	-	us

Note 1: Generate the first clock pulse after a start condition or restart condition is generated.

Note 2: The maximum value of  $T_{HD: DAT}$  needs to be guaranteed during normal transfer and needs to be waited during acknowledger (ACK).

Caution: The maximum value of  $C_b$  (communication line capacitance) for each mode and the value of  $R_b$  (pull-up resistor value of the communication line) at this time are as follows:

Enhanced fast mode:  $C_b=120\text{pF}$ ,  $R_b=1.1\text{K}\Omega$

Remark: This specification is guaranteed by the design, and is not tested in mass production.



## 7.8 Analog characteristics

### 7.8.1 Sigma-Delta ADC maximum ratings

Name	Symbol	Min.	Max.	Unit
Supply voltage	$AV_{DD}$	-0.3	4.4	V
Digital pin input voltage	-	-0.3	$AV_{DD}+0.3$	V
Operating temperature	-	-40	85	°C

### 7.8.2 Sigma-Delta ADC digital logic characteristics

Item	Condition	Min.	Typ.	Max.	Unit
VIH	-	$0.7 \times AV_{DD}$	-	$AV_{DD}+0.1$	V
VIL	-	GND	-	$0.3 \times AV_{DD}$	V
VOH	-	$AV_{DD}-0.4$	-	$AV_{DD}$	V
VOL	-	GND	-	$0.2 \times AV_{DD}$	V
Serial clock SCLK operating frequency	-	0.1	-	1.1	MHz

### 7.8.3 Sigma-Delta ADC electrical characteristics

Item	Condition	Min.	Typ.	Max.	Unit
<b>Analog input</b>					
Full-scale differential input voltage	-	-REFIN/PGA	-	REFIN/PGA	V
Common mode input voltage	-	GND+0.75	-	$AV_{DD}-1$	V
Differential input impedance	-	-	250	-	Mohm
<b>System performance</b>					
Resolution	No missing codes	-	24	-	bits
Output rate	-	2.5	5	2.56K	Hz
Set-up time	Complete setup	-	-	3	conversion cycle
Equivalent input noise	PGA=128, 10Hz, LDO=3V	-	30	-	nVrms
Effective resolution	PGA=128, 10Hz, LDO=3V	-	20.6	-	bits
Offset error	PGA=64,128	-	2.5	10	uV
Offset error drift	PGA=64,128	-	30	-	nV/°C
Gain error	PGA=64,128	-	±1.5	-	%
Gain error drift	PGA=64,128	-	16	-	ppm/°C
Reference voltage input	-	0.5	LDOOUT	LDOOUT	V
Temperature sensitivity	-	-	±3	-	°C
Bandgap reference voltage	VDD=3.3V	-	1.24	-	V
<b>LDO electrical characteristics</b>					
Output voltage	SET_LDO[1:0]=00	-	3.07	-	V
	SET_LDO[1:0]=10	-	2.66	-	V
Load capacity	VDD=3.3V	-	20	-	mA
<b>Power supply electrical characteristics</b>					
Supply voltage	-	2.5	3.3	4.4	V
Normal operating current	PGA=128	-	1.68	-	mA
	PGA=2	-	0.83	-	mA
Sleep mode current	-	-	50	-	nA

## 7.8.4 A/D converter characteristics

Classification of A/D converter characteristics

Reference voltage	Reference voltage(+)=AV <sub>REFP</sub> Reference voltage(-)=AV <sub>REFM</sub>	Reference voltage(+)=V <sub>DD</sub> Reference voltage(-)=V <sub>SS</sub>
Input channel		
ANI0~ANI25	Refer to 7.7.1 (1) UART mode	Refer to 7.7.1 (2) 3-wire SPI mode (master mode, internal clock output)
Internal reference voltage, temperature sensor output voltage		

1) When selecting reference voltage (+)=AV<sub>REFP</sub> /ANI0, reference voltage (-)= AV<sub>REFM</sub> /ANI1

(T<sub>A</sub>= -40~85°C, 1.8V≤AV<sub>REFP</sub>≤V<sub>DD</sub>≤4.4V, V<sub>SS</sub>=0V, reference voltage (+)=AV<sub>REFP</sub>, reference voltage (-)=AV<sub>REFM</sub>=0V)

Item	Symbol	Condition		Min.	Typ.	Max.	Unit
Resolution	RES	-		-	12	-	bit
Combined error <sup>Note 1</sup>	AINL	12-bit resolution	1.8V≤AV <sub>REFP</sub> ≤4.4V	-	3	-	LSB
Conversion time <sup>Note 3</sup>	T <sub>CONV</sub>	12-bit resolution Conversion target: ANI0~ANI25	1.8V≤V <sub>DD</sub> ≤4.4V	45	-	-	T <sub>MCLK</sub>
		12-bit resolution Conversion target: internal reference voltage, temperature sensor output voltage, OPA output voltage	1.8V≤V <sub>DD</sub> ≤4.4V	72	-	-	T <sub>MCLK</sub>
Zero scale error <sup>Note 1</sup>	E <sub>ZS</sub>	12-bit resolution	1.8V≤AV <sub>REFP</sub> ≤4.4V	-	0	-	LSB
Full scale error <sup>Note 1</sup>	E <sub>FS</sub>	12-bit resolution	1.8V≤AV <sub>REFP</sub> ≤4.4V	-	0	-	LSB
Integral linearity error <sup>Note 1</sup>	ILE	12-bit resolution	1.8V≤AV <sub>REFP</sub> ≤4.4V	-	-	±1	LSB
Differential linearity error <sup>Note 1</sup>	DLE	12-bit resolution	1.8V≤AV <sub>REFP</sub> ≤4.4V	-	-	±1.5	LSB
Analog input voltage	V <sub>AIN</sub>	ANI0~ANI25		0	-	AV <sub>REFP</sub>	V
		Internal reference voltage (1.8V≤V <sub>DD</sub> ≤4.4V)		V <sub>BGR</sub> <sup>Note 2</sup>		V	
		Temperature sensor output voltage (1.8V≤V <sub>DD</sub> ≤4.4V)		V <sub>TMPS25</sub> <sup>Note 2</sup>		V	

Note 1: Excludes quantization error (±1/2 LSB).

Note 2: Please refer to 7.8.5 Characteristics of temperature sensor/internal reference voltage.

Note 3: T<sub>MCLK</sub> is the action clock of the AD, T<sub>MCLK</sub>=1/F<sub>ADC</sub>, F<sub>ADC</sub> is the AD operating frequency, up to 32MHz.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

2) When selecting reference voltage (+)=V<sub>DD</sub>, reference voltage (-)=V<sub>SS</sub>

 (T<sub>A</sub>= -40~85°C, 1.8V ≤ V<sub>DD</sub> ≤ 4.4V, V<sub>SS</sub>=0V, reference voltage (+)=V<sub>DD</sub>, reference voltage (-)=V<sub>SS</sub>)

Item	Symbol	Condition		Min.	Typ.	Max.	Unit
Resolution	RES			-	12	-	bit
Combined error Note 1	AINL	12-bit resolution	1.8V ≤ AV <sub>REFP</sub> ≤ 4.4V	-	6	-	LSB
Conversion time Note 3	T <sub>CONV</sub>	12-bit resolution Conversion target: ANI0~ANI25	1.8V ≤ V <sub>DD</sub> ≤ 4.4V	45	-	-	T <sub>MCLK</sub>
		12-bit resolution Conversion target: internal reference voltage, temperature sensor output voltage, OPA output voltage	1.8V ≤ V <sub>DD</sub> ≤ 4.4V	72	-	-	T <sub>MCLK</sub>
Zero scale error Note1	E <sub>ZS</sub>	12-bit resolution	1.8V ≤ AV <sub>REFP</sub> ≤ 4.4V	-	0	-	LSB
Full scale error Note1	E <sub>FS</sub>	12-bit resolution	1.8V ≤ AV <sub>REFP</sub> ≤ 4.4V	-	0	-	LSB
Integral linearity error Note1	ILE	12-bit resolution	1.8V ≤ AV <sub>REFP</sub> ≤ 4.4V	-	-	±2	LSB
Differential linearity error Note1	DLE	12-bit resolution	1.8V ≤ AV <sub>REFP</sub> ≤ 4.4V	-	-	±3	LSB
Analog input voltage	V <sub>AIN</sub>	ANI0~ANI25		0	-	V <sub>DD</sub>	V
		Internal reference voltage (1.8V ≤ V <sub>DD</sub> ≤ 4.4V)		V <sub>BGR</sub> <sup>Note 2</sup>			V
		Temperature sensor output voltage (1.8V ≤ V <sub>DD</sub> ≤ 4.4V)		V <sub>TMPS25</sub> <sup>Note 2</sup>			V

Note 1: Excludes quantization error (±1/2 LSB).

Note 2: Please refer to 7.8.5 Characteristics of temperature sensor/internal reference voltage.

 Note 3: T<sub>MCLK</sub> is the action clock of the AD, T<sub>MCLK</sub>=1/F<sub>ADC</sub>, F<sub>ADC</sub> is the AD operating frequency, up to 32MHz.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 7.8.5 Characteristics of temperature sensor/internal reference voltage

 (T<sub>A</sub>= -40~85°C, 1.8V ≤ V<sub>DD</sub> ≤ 4.4V, V<sub>SS</sub>=0V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	ADS register=80H, T <sub>A</sub> =25°C	-	1.09	-	V
Internal reference voltage	V <sub>BGR</sub>	ADS register=81H	1.38 <sup>Note 1</sup>	1.45	1.5 <sup>Note 1</sup>	V
Temperature coefficient	F <sub>VTMPS</sub>	-	-	-3.5	-	mV/°C
Operation stabilization wait time	T <sub>AMP</sub>	-	5	-	-	us

Note 1: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.8.6 Comparator

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Input offset voltage	$V_{IOCOMP}$	-	-	$\pm 10$	$\pm 40$	mV	
Input voltage range	$I_{VCOMP}$	-	0	-	$V_{DD}$	V	
Internal reference voltage offset	$\Delta V_{IREF}$	CmRVM register: 7FH ~ 80H ( $m = 0, 1$ )	-	-	$\pm 2$	LSB	
		Others	-	-	$\pm 1$	LSB	
Response time	$T_{CR}, T_{CF}$	Input amplitude $\pm 100\text{mV}$	-	70	150	ns	
Operation stability time Note1	$T_{CMP}$	CMPn=0->1	$V_{DD} = 3.3 \sim 4.4\text{V}$	-	-	1	us
			$V_{DD} = 1.8 \sim 3.3\text{V}$	-	-	3	
Reference voltage stabilization time	$T_{VR}$	CVRE=0->1 Note 2	-	-	20	us	
Operating current	$I_{CMPDD}$	Refer to 7.5.2 Power supply current characteristics				-	

Note 1: The time required from the comparator action enable (CMPnEN=0 ->1) to fulfill each DC/AC style requirement of the CMP.

Note 2: After the internal reference voltage generator is enabled (by setting the CVREm bit to 1;  $m = 0$  to 1), the comparator output can be enabled only after the reference voltage stabilization time has elapsed (CnOE bit = 1;  $n = 0$  to 1).

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

## 7.8.7 Operational amplifier (OPA)

OPA electrical characteristics

( $T_A=25^{\circ}\text{C}$ ,  $V_{DD}=4.4\text{V}$ , unless otherwise specified)


Symbol	Item	Condition	Min.	Typ.	Max.	Unit
$V_{DD}$	Supply voltage	-	2.5	-	4.4	V
$I_Q$	Quiescent current	$V_{OUT}=2\text{V}$	-	0.5	0.8	mA
$I_{SD}$	Shutdown current	-	-	10	-	nA
$T_A$	Operating temperature	-	-40	25	85	$^{\circ}\text{C}$
Input characteristics						
$V_{OS}$	Input offset voltage	buffer mode, $V_{IN+}=2.5\text{V}$	-8	-	8	mV
$V_{CM}$	Common mode input voltage range	-	0.1	-	$V_{DD}-0.1$	V
$I_B$	Input bias current	-	-	10	-	pA
Output characteristics						
$C_{LOAD}$	Capacitive load	-	-	10	-	pF
$V_{OH}$	Maximum output voltage	$I_{LOAD}=0.1\text{mA}$ $I_{LOAD}=1\text{mA}$	- -	- -	$V_{DD}-0.1$ $V_{DD}-0.3$	V
$V_{OL}$	Minimum output voltage	$I_{LOAD}=0.1\text{mA}$ $I_{LOAD}=1\text{mA}$	0.1 0.3	- -	- -	V
Frequency characteristics						
$A_{OL}$	Open loop gain	$C_{LOAD}=10\text{pF}$ , buffer mode	-	80	-	dB
BW	Band width	$C_{LOAD}=10\text{pF}$ , buffer mode	-	5	-	MHz
PSRR	Power supply rejection ratio	-	-	-80	-	dB
CMRR	Common mode rejection ratio	$-40^{\circ}\text{C}\sim 85^{\circ}\text{C}$	-	-80	-	dB
Transient characteristics						
SR	Slew rate	$C_{LOAD}=10\text{pF}$ , buffer mode	-	8	-	V/us
$T_{STB}$	Stabilization time	-	-	-	2	us

## 7.8.8 POR circuit characteristics

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Detect voltage	$V_{POR}$	When the supply voltage rises	-	1.50	1.75	V
	$V_{PDR}$	When the supply voltage drops	1.37	1.45	1.53	V
Minimum pulse width Note1	$T_{PW}$	-	300	-	-	us

Note 1: This is the time required to reset the POR when  $V_{DD}$  falls below  $V_{PDR}$ . In addition, when the oscillation of the main system clock ( $F_{MAIN}$ ) is stopped by setting bit0 (HIOSTOP) and bit7 (MSTOP) of the clock operation status control register (CSC) in the deep sleep mode, this is the time required for POR reset from the time when  $V_{DD}$  is lower than 0.7V to the time when it rises above  $V_{POR}$ .



Remark: This specification is guaranteed by the design, and is not tested in mass production.

### 7.8.9 LVD circuit characteristics

1) Reset mode, interrupt mode

 $(T_A = -40 \sim 85^\circ\text{C}, V_{PDR} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Detection voltage	V <sub>LVD0</sub>	When the supply voltage rises	-	4.06	4.26	V
		When the supply voltage drops	3.78	3.98	-	V
	V <sub>LVD1</sub>	When the supply voltage rises	-	3.75	-	V
		When the supply voltage drops	-	3.67	-	V
	V <sub>LVD2</sub>	When the supply voltage rises	-	3.13	-	V
		When the supply voltage drops	-	3.06	-	V
	V <sub>LVD3</sub>	When the supply voltage rises	-	3.02	-	V
		When the supply voltage drops	-	2.96	-	V
	V <sub>LVD4</sub>	When the supply voltage rises	-	2.92	-	V
		When the supply voltage drops	-	2.86	-	V
	V <sub>LVD5</sub>	When the supply voltage rises	-	2.81	-	V
		When the supply voltage drops	-	2.75	-	V
	V <sub>LVD6</sub>	When the supply voltage rises	-	2.71	-	V
		When the supply voltage drops	-	2.65	-	V
	V <sub>LVD7</sub>	When the supply voltage rises	-	2.61	-	V
		When the supply voltage drops	-	2.55	-	V
	V <sub>LVD8</sub>	When the supply voltage rises	-	2.50	-	V
		When the supply voltage drops	-	2.45	-	V
	V <sub>LVD9</sub>	When the supply voltage rises	-	2.09	-	V
		When the supply voltage drops	-	2.04	-	V
	V <sub>LVD10</sub>	When the supply voltage rises	-	1.98	-	V
		When the supply voltage drops	-	1.94	-	V
V <sub>LVD11</sub>	When the supply voltage rises	-	1.88	1.97	V	
	When the supply voltage drops	1.75	1.84	-	V	
Minimum pulse width	T <sub>LW</sub>	-	300	-	-	us
Detection delay	-	-	-	-	300	us

Remark: This specification is guaranteed by the design, and is not tested in mass production.



## 2) Interrupt &amp; reset mode

 $(T_A = -40 \sim 85^\circ\text{C}, V_{PDR} \leq V_{DD} \leq 4.4\text{V}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition		Min.	Typ.	Max.	Unit		
Interrupt & reset mode	V <sub>LVDB0</sub>	V <sub>POC2</sub> =0 V <sub>POC1</sub> =0 V <sub>POC0</sub> =1	Falling reset voltage		1.78	1.84	-	V	
	V <sub>LVDB1</sub>		LVIS1=1 LVIS0=0	Rising release reset voltage	-	1.98	2.04	V	
				Falling interrupt voltage	1.88	1.94	-	V	
	V <sub>LVDB2</sub>		LVIS1=0 LVIS0=1	Rising release reset voltage	-	2.09	-	V	
				Falling interrupt voltage	-	2.04	-	V	
	V <sub>LVDB3</sub>		LVIS1=0 LVIS0=0	Rising release reset voltage	-	3.13	-	V	
				Falling interrupt voltage	-	3.06	-	V	
	V <sub>LVDC0</sub>		V <sub>POC2</sub> =0 V <sub>POC1</sub> =1 V <sub>POC0</sub> =0	Falling reset voltage		-	2.45	-	V
	V <sub>LVDC1</sub>			LVIS1=1 LVIS0=0	Rising release reset voltage	-	2.61	-	V
					Falling interrupt voltage	-	2.55	-	V
	V <sub>LVDC2</sub>			LVIS1=0 LVIS0=1	Rising release reset voltage	-	2.71	-	V
					Falling interrupt voltage	-	2.65	-	V
	V <sub>LVDC3</sub>	LVIS1=0 LVIS0=0		Rising release reset voltage	-	3.75	-	V	
				Falling interrupt voltage	-	3.67	-	V	
	V <sub>LVDD0</sub>	V <sub>POC2</sub> =0 V <sub>POC1</sub> =1 V <sub>POC0</sub> =1		Falling reset voltage		-	2.75	-	V
	V <sub>LVDD1</sub>		LVIS1=1 LVIS0=0	Rising release reset voltage	-	2.92	-	V	
				Falling interrupt voltage	-	2.86	-	V	
	V <sub>LVDD2</sub>		LVIS1=0 LVIS0=1	Rising release reset voltage	-	3.02	-	V	
				Falling interrupt voltage	-	2.96	-	V	
	V <sub>LVDD3</sub>		LVIS1=0 LVIS0=0	Rising release reset voltage	-	4.06	4.26	V	
Falling interrupt voltage				3.78	3.98	-	V		

Remark: This specification is guaranteed by the design, and is not tested in mass production.

### 7.8.10 Rising slope characteristics of supply voltage

 $(T_A = -40 \sim 85^\circ\text{C}, V_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Rising slope of supply voltage	S <sub>VDD</sub>	-	-	-	54	V/ms

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 7.8.11 LCD characteristics

### 7.8.11.1 Resistance division method

1) Static mode

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $V_{L4}(\text{Min.}) \leq V_{DD} = EV_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = EV_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	$V_{L4}$	-	2	-	$V_{DD}$	V

2) 1/2 bias, 1/4 bias

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $V_{L4}(\text{Min.}) \leq V_{DD} = EV_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = EV_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	$V_{L4}$	-	2.7	-	$V_{DD}$	V

3) 1/3 bias

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $V_{L4}(\text{Min.}) \leq V_{DD} = EV_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = EV_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	$V_{L4}$	-	2.5	-	$V_{DD}$	V

### 7.8.11.2 Internal voltage boosting method

## 1. 1/3 bias

 $(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} = EV_{DD} \leq 4.4\text{V}, V_{SS} = EV_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Variable range of LCD output voltage	$V_{L1}$	C1~C4 <sup>Note 1</sup> 1=0.47 $\mu$ F <sup>Note 2</sup>	$V_{LCD}=04\text{H}$	0.90	1.00	1.08	V
			$V_{LCD}=05\text{H}$	0.95	1.05	1.13	V
			$V_{LCD}=06\text{H}$	1.00	1.10	1.18	V
			$V_{LCD}=07\text{H}$	1.05	1.15	1.23	V
			$V_{LCD}=08\text{H}$	1.10	1.20	1.28	V
			$V_{LCD}=09\text{H}$	1.15	1.25	1.33	V
			$V_{LCD}=0\text{AH}$	1.20	1.30	1.38	V
			$V_{LCD}=0\text{BH}$	1.25	1.35	1.43	V
			$V_{LCD}=0\text{CH}$	1.30	1.40	1.48	V
			$V_{LCD}=0\text{DH}$	1.35	1.45	1.53	V
			$V_{LCD}=0\text{EH}$	1.40	1.50	1.58	V
			$V_{LCD}=0\text{FH}$	1.45	1.55	1.63	V
			$V_{LCD}=10\text{H}$	1.50	1.60	1.68	V
			$V_{LCD}=11\text{H}$	1.55	1.65	1.73	V
$V_{LCD}=12\text{H}$	1.60	1.70	1.78	V			
$V_{LCD}=13\text{H}$	1.65	1.75	1.83	V			
Doubler output voltage	$V_{L2}$	C1~C4 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	$2V_{L1}-0.10$	$2V_{L1}$	$2V_{L1}$	V	
Tripler output voltage	$V_{L4}$	C1~C4 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	$3V_{L1}-0.15$	$3V_{L1}$	$3V_{L1}$	V	
Set-up time of reference voltage <sup>Note 2</sup>	$T_{VWAIT1}$	-	5.00	-	-	ms	
Voltage boost wait time <sup>Note 3</sup>	$T_{VWAIT2}$	C1~C4 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	500.00	-	-	ms	

Note 1: This A capacitor connected between the LCD and the drive voltage pin.

C1: A capacitor connected between CAPH and CAPL.

C2: A capacitor connected between VL1 and GND.

C3: A capacitor connected between VL2 and GND.

C4: A capacitor connected between VL4 and GND.

$C1=C2=C3=C4=0.47\mu\text{F}\pm 30\%$

Note 2: This is the wait time from when the reference voltage is set via the VLCD register (when the reference voltage is used at the default value, it is selected as the internal voltage boosting method (The MDSET1 and MDSET0 of the LCDM0 register=01B)) to when the boost is started (VLCON=1).

Note 3: This is the wait time from the start of boosting (VLCON=1) until the display is enabled (LCDON=1).

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 2. 1/4 bias

 $(T_A = -40 \sim 85^\circ\text{C}, 1.8\text{V} \leq V_{DD} = EV_{DD} \leq 4.4\text{V}, V_{SS} = EV_{SS} = 0\text{V})$ 

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Variable range of LCD output voltage	$V_{L1}$	C1~C5 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	VLCD=04H	0.90	1.00	1.08	V
			VLCD=05H	0.95	1.05	1.13	V
			VLCD=06H	1.00	1.10	1.18	V
			VLCD=07H	1.05	1.15	1.23	V
			VLCD=08H	1.10	1.20	1.28	V
			VLCD=09H	1.15	1.25	1.33	V
			VLCD=0AH	1.20	1.30	1.38	V
Doubler output voltage	$V_{L2}$	C1~C5 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	$2V_{L1}$ - 0.08	$2V_{L1}$	$2V_{L1}$	V	
Tripler output voltage	$V_{L3}$	C1~C5 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	$3V_{L1}$ - 0.12	$3V_{L1}$	$3V_{L1}$	V	
Quadruply output voltage	$V_{L4}$	C1~C5 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	$3V_{L1}$ - 0.16	$4V_{L1}$	$4V_{L1}$	V	
Set-up time of reference voltage <sup>Note 2</sup>	$T_{WAIT1}$	-	5.00	-	-	ms	
Voltage boost wait time <sup>Note 3</sup>	$T_{WAIT2}$	C1~C5 <sup>Note 1</sup> =0.47 $\mu$ F <sup>Note 2</sup>	500.00	-	-	ms	

Note 1: This A capacitor connected between the LCD and the drive voltage pin.

C1: A capacitor connected between CAPH and CAPL.

C2: A capacitor connected between VL1 and GND.

C3: A capacitor connected between VL2 and GND.

C4: A capacitor connected between VL3 and GND.

C5: A capacitor connected between VL4 and GND.

C1=C2=C3=C4=C5=0.47 $\mu$ F $\pm$ 30%

Note 2: This is the wait time from when the reference voltage is set via the VLCD register (when the reference voltage is used at the default value, it is selected as the internal voltage boosting method (The MDSET1 and MDSET0 of the LCDM0 register=01B)) to when the boost is started (VLCON=1).

Note 3: This is the wait time from the start of boosting (VLCON=1) until the display is enabled (LCDON=1).

Remark: This specification is guaranteed by the design, and is not tested in mass production.

### 7.8.11.3 Capacitor split method

1) 1/3 bias

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $2.2\text{V} \leq V_{DD} = EV_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = EV_{SS} = 0\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1~C4 <sup>Note 1</sup> =0.47uF <sup>Note 2</sup>	-	V <sub>DD</sub>	-	V
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1~C4 <sup>Note 1</sup> =0.47uF <sup>Note 2</sup>	2/3V <sub>L4</sub> -0.1	2/3V <sub>L4</sub>	2/3V <sub>L4</sub> +0.07	V
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1~C4 <sup>Note 1</sup> =0.47uF <sup>Note 2</sup>	1/3V <sub>L4</sub> -0.08	1/3V <sub>L4</sub>	1/3V <sub>L4</sub> +0.08	V
Capacitor split wait time <sup>Note 1</sup>	T <sub>VWAIT</sub>	-	100.00	-	-	ms

Note 1: This is the wait time from the start of boosting (VLCON=1) until the display is enabled (LCDON=1).

Note 2: This A capacitor connected between the LCD and the drive voltage pin.

C1: A capacitor connected between CAPH and CAPL.

C2: A capacitor connected between VL1 and GND.

C3: A capacitor connected between VL2 and GND.

C4: A capacitor connected between VL4 and GND.

C1=C2=C3=C4=0.47uF±30%

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 7.9 Memory characteristics

### 7.9.1 Flash memory

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Symbol	Item	Test condition	Min.	Max.	Unit
T <sub>prog</sub>	Word program (32bit)	$T_A = -40 \sim 85^\circ\text{C}$	24	30	us
T <sub>erase</sub>	Sector erase (512B)	$T_A = -40 \sim 85^\circ\text{C}$	4	5	ms
	Chip erase	$T_A = -40 \sim 85^\circ\text{C}$	20	40	ms
N <sub>END</sub>	Endurance	$T_A = -40 \sim 85^\circ\text{C}$	100	-	Kcycles
T <sub>RET</sub>	Data retention	100 Kcycles ( <sup>Note 1</sup> ) at $T_A = 85^\circ\text{C}$	20	-	years

Note 1: Cycling performed over the whole temperature range.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

### 7.9.2 RAM memory

( $T_A = -40 \sim 85^\circ\text{C}$ ,  $1.8\text{V} \leq V_{DD} \leq 4.4\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Symbol	Item	Test condition	Min.	Max.	Unit
V <sub>RAMHOLD</sub>	RAM hold voltage	$T_A = -40 \sim 85^\circ\text{C}$	0.8	-	V

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 7.10 EMS characteristics

### 7.10.1 ESD electrical characteristics

Symbol	Item	Test condition	Grade
$V_{ESD(HBM)}$	Electrostatic discharge (Human-Body Model HBM)	$T_A = 25^{\circ}\text{C}$ , JESD22-A114	3A

Remark: This specification is guaranteed by the design, and is not tested in mass production.


### 7.10.2 Latch-up electrical characteristics

Symbol	Item	Test condition	Classification
LU	Static latch-up class	$T_A = 25^{\circ}\text{C}$ , JESD78F	I level B

Remark: This specification is guaranteed by the design, and is not tested in mass production.

## 8. Package Dimensions

### 8.1 LQFP64 (7x7, 0.4mm)



Symbol	Millimeter		
	Min	Nom	Max
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.16	-	0.24
b1	0.15	0.18	0.21
c	0.13	-	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
e	0.40BSC		
L	0.45	-	0.75
L1	1.00REF		
θ	0	-	7°

注意：封装尺寸不包括模的毛边凸起或门毛刺。



## 9. Revision History

Version	Date	Description of changes
V0.01	October 2022	Initial version
V0.1.0	March 2023	1) Corrected contents in 7.5.2 Power supply current characteristics 2) Modified the low-speed on-chip oscillator clock frequency value.
V0.1.1	June 2023	1) Corrected the description of LCD pin count.
V0.1.2	April 2024	1) Updated data in 7.5.2 Power supply current characteristics 2) Modified 7.1 Typical application peripheral circuit
V0.1.3	October 2024	1) Update the Electrical Characteristics content 2) Modified LQFP64 package dimensions